IogiADAK-VDF-SDSoC

Video Design Framework - Reference Designs for Xylon logiADAK and logiVID-Z Development Kits

Prepared for the Xilinx[®] SDSoC[™] Development Environment

User's Manual Version: 3.00.a

logiADAK VDF SDSoC v3.00.a.docx







July 19th, 2017

Version: v3.00.a



All rights reserved. This manual may not be reproduced or utilized without the prior written permission issued by Xylon.

Copyright © Xylon d.o.o. logicBRICKS[®] is a registered Xylon trademark.

All other trademarks and registered trademarks are the property of their respective owners.

This publication has been carefully checked for accuracy. However, Xylon does not assume any responsibility for the contents or use of any product described herein. Xylon reserves the right to make any changes to product without further notice. Our customers should ensure to take appropriate action so that their use of our products does not infringe upon any patents.





July 19th, 2017

Version: v3.00.a

1.1 PROGRAMMABLE LOGIC UTILIZATION	1	ABOUT THE FRAMEWORK	5
1.2 ABOUT XILINX SDSOC DEVELOPMENT ENVIRONMENT. 7 1.3 HARDWARE REOUIREMENTS 8 1.3.1 HDMI InpuVOutput FMC Module 8 1.3.2 Xyion Camera. 9 1.4 SOFTWARE REQUIREMENTS. 9 1.5 DESIGN DELIVERABLES. 9 1.5.1 SDSOC platform. 9 1.5.2 Software 10 1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 LOGICBRICKS IP CORES FOR VIDEO COntroller 13 2.3.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 6 19 4 GETTING LOGICBRICKS IP LICENSES 21 5.1		1.1 PROGRAMMABLE LOGIC UTILIZATION	6
1.3 HARDWARE REQUIREMENTS 8 1.3.1 HDMI Input/Output FMC Module 8 1.3.2 Xylon Camera 9 1.4 SOFTWARE REQUIREMENTS 9 1.5 DESIGN DELIVERABLES 9 1.5.1 SDSC platform 9 1.5.2 Software 10 1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP CORES 11 2.1 SOGICBRICKS IP CORES USE DIN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiZVLINK Vanilla Multimedia Data Link Receiver 15 2.3.4 logiZVLINK Vanilla Multimedia Data Link Receiver 15 3.6 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1.1 Filespreter Manework 17 3.1.1 Filespreter Manework 18 FOLDER STRUCTURE 19 19 GETTING LOGICBRICKS IP LICENSES 21		1.2 ABOUT XILINX SDSOC DEVELOPMENT ENVIRONMENT	7
1.3.1 HDMI Input/Output FMC Module 8 1.3.2 Xylon Camera 9 1.4 SOFTWARE REQUIREMENTS 9 1.5 DESIGN DELIVERABLES. 9 1.5.1 DESIGN DELIVERABLES. 9 1.5.2 Software 10 1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 1.6 REFERENCE DESIGNS 10 1.6 REFERENCE DESIGNS 11 2.1 ABOUT LOGICBRICKS IP CORES 11 2.2 AULATION LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logic/ULINK Conjact Multilayer Video Controller 13 2.3.1 logic/ULINK Vanilla Multimedia Data Link Receiver 15 2.3.4 logiv/LINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES 17 3.1.1 INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALL THE DESIGN FRAMEWORK <td></td> <td>1.3 HARDWARE REQUIREMENTS</td> <td>8</td>		1.3 HARDWARE REQUIREMENTS	8
1.4 SOFTWARE REQUIREMENTS 9 1.5 DESIGN DELIVERABLES. 9 1.5.1 SDSoC platform 9 1.5.2 Software 10 1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES SUED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logi2C I2C Bus Master 15 2.4 LogiCBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 12 4 GETTING LOGICBRICKS IP LICENSES 21 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOLDER STRUCTURE 18 FOLDER STRUCTURE 19 <td< td=""><td></td><td>1.3.1 HDMI Input/Output FMC Module</td><td>8</td></td<>		1.3.1 HDMI Input/Output FMC Module	8
1.4 SOF WARE REQUIREMENTS		1.3.2 Xylon Camera	9
1.5.1 SDSOC platform. 9 1.5.2 Software 10 1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP LIBRARY 11 2.2 EVALUATION LOGICBRICKS IP CORES 12 2.3.1 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 19 4 GETTING LOGICBRICKS IP LICENSES 21 22 5.1 CAM-HOMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.3 USING THE LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.3 USING THE LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.3 USING		1.4 SOFTWARE REQUIREMENTS	9 0
1.5.2 Software 10 1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP CORES 11 2.2 EVALUATION LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.1 logiZC I2C Bus Master 15 2.3.4 logiZD CORES FOR VIDEO PROCESSING 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3.4 LOGICBRICKS IP LOES FOR VIDEO PROCESSING 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC REFERENCE DESIGN </td <td></td> <td>1.5.1 SDSoC platform</td> <td>9 Q</td>		1.5.1 SDSoC platform	9 Q
1.5.3 Binaries 10 1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP LIBRARY 11 2.2 EVALUATION LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 LOGICBRICKS IP CORES 12 2.3 LOGICMUL Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiZC 12C Bus Master 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALLATION PROCESS 17 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5 LOGIADAK-NDF-SDSOC REFERENCE DESIGN		1.5.2 Software	.10
1.6 REFERENCE DESIGNS 10 2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiU2 I2C Bus Master 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 21 4 GETING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 22 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORM AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5.1 Demo application <td< td=""><td></td><td>1.5.3 Binaries</td><td>.10</td></td<>		1.5.3 Binaries	.10
2 LOGICBRICKS IP CORES 11 2.1 ABOUT LOGICBRICKS IP LIBRARY 11 2.2 EVALUATION LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK. 17 3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27		1.6 REFERENCE DESIGNS	.10
2.1 ABOUT LOGICBRICKS IP LIBRARY 11 2.2 EVALUATION LOGICBRICKS IP CORES 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiU2 I2C Bus Master 15 2.3.4 logiCBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 7 ON THE C-CODE DESCRIPTION 28 5.5.1 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 33 6.	2	LOGICBRICKS IP CORES	.11
2.2 EVALUATION LOGICBRICKS IP CORES. 12 2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller. 13 2.3.1 logiWIN Versatile Video Input 14 2.3.3 logiUNI Versatile Video Input 14 2.3.3 logiUC 12C Bus Master 15 2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES FOR ViDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK. 17 3.1 INSTALLATION PROCESS 17 3.1.1 FILESystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 9 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 21 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 22 22 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 7 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.		2.1 ABOUT LOGICBRICKS IP LIBRARY	.11
2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN 13 2.3.1 logiCVC-ML Compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK. 17 3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6.1<		2.2 EVALUATION LOGICBRICKS IP CORES	.12
2.3.1 logiCVC-ML compact Multilayer Video Controller 13 2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiUZ I2C Bus Master 15 2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 22 5.3 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 29 5.5.1 Demo application 29 29 5.5.2 Inpu		2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN	.13
2.3.2 logiWIN Versatile Video Input 14 2.3.3 logiI2C I2C Bus Master 15 2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 22 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 28 5.5.1 Demo application 29 32 33 33 33 33 33 33 33 33 33 33 33 33 34		2.3.1 logiCVC-ML Compact Multilayer Video Controller	.13
2.3.3 logil2C 12C Bus Master 15 2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver 15 2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING 15 3 GET AND INSTALL THE DESIGN FRAMEWORK 17 3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED ON THE C-CODE DESCRIPTION 25 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 29 5.5.1 Demo application 29 29		2.3.2 logiWIN Versatile Video Input	.14
2.3.4 Logic BINC Valmia Multimetida Data Link Receiver 15 2.4 Logic BRICKS IP CORES FOR Video PROCESSING. 15 3 GET AND INSTALL THE DESIGN FRAMEWORK. 17 3.1 INSTALLATION PROCESS. 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows). 18 FOLDER STRUCTURE 19 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN. 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT. 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT. 22 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5.1 Demo application 28 5.5.1 Input resolution and the framerate 31 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANCE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software D		2.3.3 logil2C I2C Bus Master	.15
3 GET AND INSTALL THE DESIGN FRAMEWORK. 17 3.1 INSTALLATION PROCESS. 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows). 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN. 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT. 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT. 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 29 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software <td></td> <td>2.3.4 IOGICRRICKS IP CORES FOR VIDEO PROCESSING</td> <td>.10</td>		2.3.4 IOGICRRICKS IP CORES FOR VIDEO PROCESSING	.10
3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 33 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 33 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.1 Set Up Linux System Software D	3	GET AND INSTALL THE DESIGN FRAMEWORK	.17
3.1 INSTALLATION PROCESS 17 3.1.1 Filesystem Permissions of the Installed Folder (Windows) 18 FOLDER STRUCTURE 19 4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 31 31 4 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 33 33 33 33 34 6.3.1 Xilinx Development Software 34 34 6.3.1 34 6.3.1 34 6.3.4 Setting up the SDSOC workspace 34 34 6.3.4 Setting up the SDSOC workspace 34 <th>•</th> <th></th> <th>47</th>	•		47
5.1.1 Pilesystem Permissions of the installed Polder (Windows)		3.1 INSTALLATION PROCESS	.17
4 GETTING LOGICBRICKS IP LICENSES 21 5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSoC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SoC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.3 Set Up Linux System Software Development Tools 34 6.3.4 Setting up the SDSOC Workspace 34 6.3.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38		5.1.1 Filesystem Fermissions of the installed Folder (Windows)	. 10 10
5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN 22 5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38	4	GETTING LOGICBRICKS IP LICENSES	.21
5.1 CAM-HDMI SDSOC REFERENCE DESIGN 22 5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT 25 5.3 USING THE LOGIADAK-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC AP	5		າາ
5.1 CAM-HDMI SDSOC DESIGN AND MEMORY LAYOUT	5		
5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT		5.1 CAM-HDMI SDSoC DESIGN AND MEMORY LAYOUT	.22
5.3 OSING THE LOGIADAR-VDF-SDSOC PLATFORMS AND THE HARDWARE ACCELERATOR BASED ON THE C-CODE DESCRIPTION 27 5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38		5.2 FOUR-CAM SOC DESIGN AND MEMORY LAYOUT	.25
5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE 27 5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38		3.3 USING THE LOGIADAK-VDF-3D30C PLATFORMS AND THE MARDWARE ACCELERATOR DASED	, 27
5.5 SOFTWARE DESCRIPTION 28 5.5.1 Demo application 29 5.5.2 Input resolution and the framerate 31 6 QUICK START 32 6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES 32 6.2 DEMO CONTROLS 33 6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.3 Set Up git Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38		5.4 USING AND CONFIGURING HARDWARE ACCELERATOR AS C-CODE BASED IP CORE	.27
5.5.1Demo application295.5.2Input resolution and the framerate316QUICK START326.1RUN THE PRECOMPILED LINUX DEMO EXAMPLES326.2DEMO CONTROLS336.3CHANGE THE DELIVERED SOFTWARE346.3.1Xilinx Development Software346.3.2Set Up Linux System Software Development Tools346.3.3Set Up git Tools346.3.4Setting up the SDSoC workspace346.5DEBUGGING SDSoC APPLICATION WITH TCF AGENT367REVISION HISTORY38		5.5 SOFTWARE DESCRIPTION	.28
5.5.2Input resolution and the framerate316QUICK START.326.1RUN THE PRECOMPILED LINUX DEMO EXAMPLES326.2DEMO CONTROLS336.3CHANGE THE DELIVERED SOFTWARE346.3.1Xilinx Development Software346.3.2Set Up Linux System Software Development Tools346.3.3Set Up git Tools346.3.4Setting up the SDSoC workspace346.4SOFTWARE INSTRUCTIONS – LINUX SOFTWARE356.5DEBUGGING SDSOC APPLICATION WITH TCF AGENT367REVISION HISTORY38		5.5.1 Demo application	.29
6QUICK START		5.5.2 Input resolution and the framerate	.31
6.1RUN THE PRECOMPILED LINUX DEMO EXAMPLES326.2DEMO CONTROLS336.3CHANGE THE DELIVERED SOFTWARE346.3.1Xilinx Development Software346.3.2Set Up Linux System Software Development Tools346.3.3Set Up git Tools346.3.4Setting up the SDSoC workspace346.4SOFTWARE INSTRUCTIONS – LINUX SOFTWARE356.5DEBUGGING SDSOC APPLICATION WITH TCF AGENT367REVISION HISTORY38	6	QUICK START	.32
6.2DEMO CONTROLS336.3CHANGE THE DELIVERED SOFTWARE346.3.1Xilinx Development Software346.3.2Set Up Linux System Software Development Tools346.3.3Set Up git Tools346.3.4Setting up the SDSoC workspace346.4SOFTWARE INSTRUCTIONS – LINUX SOFTWARE356.5DEBUGGING SDSOC APPLICATION WITH TCF AGENT367REVISION HISTORY38		6.1 RUN THE PRECOMPILED LINUX DEMO EXAMPLES	.32
6.3 CHANGE THE DELIVERED SOFTWARE 34 6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.3 Set Up git Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38		6.2 DEMO CONTROLS	.33
6.3.1 Xilinx Development Software 34 6.3.2 Set Up Linux System Software Development Tools 34 6.3.3 Set Up git Tools 34 6.3.4 Setting up the SDSoC workspace 34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE 35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT 36 7 REVISION HISTORY 38		6.3 CHANGE THE DELIVERED SOFTWARE	.34
6.3.2 Set Up Linux System Software Development Tools .34 6.3.3 Set Up git Tools .34 6.3.4 Setting up the SDSoC workspace .34 6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE .35 6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT .36 7 REVISION HISTORY .38		6.3.1 Xilinx Development Software	.34
6.3.4Set op git roois346.3.4Setting up the SDSoC workspace346.4SOFTWARE INSTRUCTIONS – LINUX SOFTWARE356.5DEBUGGING SDSOC APPLICATION WITH TCF AGENT367REVISION HISTORY38		6.3.2 Set Up Linux System Software Development 100is	.34 ₂⁄
6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE		6.3.4 Setting up the SDSoC workspace	.34 34
6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT		6.4 SOFTWARE INSTRUCTIONS – LINUX SOFTWARE	.35
7 REVISION HISTORY		6.5 DEBUGGING SDSOC APPLICATION WITH TCF AGENT	.36
	7	REVISION HISTORY	.38



8	REFERENCES	39
---	------------	----





1 ABOUT THE FRAMEWORK

The logiADAK-VDF-SDSoC Video Design Framework enables Xylon logiADAK Automotive Driver Assistance Kit and logiVID-Z Vision Development Kit users to quickly utilize the provided hardware platform for their own development of the Xilinx[®] Zynq[®]-7000 All Programmable SoC based multi-camera computer vision systems.

The framework includes pre-verified logicBRICKS reference designs for video capture from Xylon video cameras and the HDMI video input, and the display output under the Linux operating system running on the Xilinx[®] Zynq[®]-7000 AP SoC. Reference designs are prepared for both, the hardware-centric Vivado[®] Design Suite and the software-centric SDSoC[™] Development Environment. This document describes the reference designs prepared for the Xilinx SDSoC Development Environment. Xilinx Vivado compatible designs are described in the logiADAK-VDF document.



Figure 1: Xylon logiADAK Automotive Driver Assistance Kit

The complete camera-to-display SoC designs, which are compact and use just a fraction of available programmable logic, significantly save the design time. Instead of starting from scratch and having to spend months designing and building a new design framework, logiADAK-VDF-SDSoC design framework users can immediately focus on specific vision-based parts of their next SoC design for ADAS. Supported hardware platforms can be installed on test vehicles (cars, robots...) and used in exhaustive tests, i.e. for testing of the new ADAS developments in the test vehicle and under different road conditions.

The logiADAK-VDF-SDSoC reference designs include Xylon logicBRICKS IP cores and hardware design files prepared for Xilinx SDSoC Development Environment. To provide the SDSoC users the complete embedded C/C++ development experience, the supplied SDSoC reference designs include the Sobel video filter example. This example shows kit users how to integrate their own vision processing logic between video input and video output IP cores, and how to implement it in software or in programmable logic. The Linux OS and software drivers for logicBRICKS IP cores enable





software developers to efficiently work with the framework, without knowing the hardware implementation details.



Figure 2: Xylon logiVID-Z Vision Development Kit

The logiADAK-VDF-SDSoC Video Design Framework is functionally equal to Xylon's logiADAK-VDF Video Design Framework reference design, which is implemented fully in the Xilinx Vivado® Design Suite.

1.1 Programmable Logic Utilization

The logiADAK-VDF-SDSoC reference designs utilize just small fractions (Table 3) of available programmable logic in the Xilinx Zynq-7000 AP SoC XC7Z045 device. Free resources can be utilized by users who can also alter the pre-defined logicBRICKS configurations and change the programmable logic utilization.

Family	F (MHz)		Hz)				DCM /		Design		
(Device)	mclk⁴	vclk ⁴	rclk	LUT' F	FF ²	IOB	BRAM	MULI/ DSP48/E	СМТ	GTx	Tools
Zynq-7000 ³ (XC7Z045-2)	(150/100)	(80/100)	100	5455	6339	56	17	13	2	0	Vivado 2017.1

Table 1: CAM-HDMI Reference Design Programmable Logic Utilization





Table 2: FOUR-CAM Reference Design Programmable Logic Utilization

Family	F (MHz)							DCM /		Design	
(Device)	mclk⁴	vclk⁴	rclk	LUT	FF ²	IOB	BRAM	MULT/ DSP48/E	СМТ	GTx	Tools
Zynq-7000 ³ (XC7Z045-2)	(150/100)	(80/100)	100	16394	18175	42	89	54	2	0	Vivado 2017.1

Notes:

1) Assuming the following configuration: ITU656, RGB565 output, 32-bit AXI4-Lite register interface, 64-bit AXI4 memory interface with max. burst size of 64 words, scaling in both directions with multipliers (DSP48s), output stride set to 1024 pixels

2) Assuming only video inputs are routed off-chip, register and memory interfaces are connected internally

3) Only burst size of 16 words is supported on HP ports in the Xilinx Zynq-7000 SoC

4) logiCVC/logiWIN clock frequencies

Table 3: Free Programmable Logic Resources

	Available in XC77045	Used Res	ources
	Available III AC72045	CAM-HDMI	FOUR-CAM
Flip Flops (FFs)	437,200	~ 2%	~ 4%
Look-Up Tables (LUTs)	218,600	~ 3%	~ 8%
Block RAM (36 kB BRAM)	545	~ 3%	~ 16%
DSP slices (MULT/DSP)	900	~ 1%	~ 6%

1.2 About Xilinx SDSoC Development Environment

The Xilinx SDSoC development environment provides a greatly simplified ASSP-like C/C++ programming experience including an easy to use Eclipse IDE and a comprehensive design environment for heterogeneous Zynq® All Programmable SoC and MPSoC deployment.

Complete with the industry's first C/C++ full-system optimizing compiler, SDSoC delivers system level profiling, automated software acceleration in programmable logic, automated system connectivity generation, and libraries to speed programming.

To access the capabilities of the SDSoC, please visit <u>www.xilinx.com/sdsoc</u>

Xylon is an SDSoC development environment-qualified Xilinx Alliance Member and offers logicBRICKS IP cores, complete Xilinx All Programmable based solutions and design services.





1.3 Hardware Requirements

The logiADAK Automotive Driver Assistance Kit (Figure 1) includes the following hardware, which is utilized by reference designs provided in the logiADAK-VDF-SDSoC design framework:

- 1x Xilinx Zynq-7000 SoC ZC706 Development Kit¹ with XC7Z045 FFG900 -2 AP SoC
- 1x Xylon FMC add-on board for up to 6 camera connections
- 5x Xylon Cameras
- 1x SD card
- 5x Rosenberger cables

Learn more about the logiADAK kit: http://www.logicbricks.com/Products/logiADAK.aspx

The logiVID-Z Vision Development Kit (Figure 2) includes the following hardware, which is utilized by reference designs provided in the logiADAK-VDF design framework:

- 1x Xilinx Zynq-7000 SoC ZC706 Development Kit¹ with XC7Z045 FFG900 -2 AP SoC
- 1x Xylon FMC add-on board for up to 6 camera connections
- 1x Avnet HDMI Input/Output FMC Module
- 4x Xylon Cameras
- 1x SD card
- 4x Rosenberger cables
- Power supply

Learn more about the logiVID-Z kit: <u>http://www.logicbricks.com/Products/logiVID-Z.aspx</u>

¹ – OEM kit version without the Xilinx Vivado Design Suite seat

1.3.1 HDMI Input/Output FMC Module

The CAM-HDMI reference design delivered with the logiADAK-VDF-SDSoC requires the HDMI Input/Output FMC module (Figure 3), which is available with the logiVID-Z kit and not included with the Xylon logiADAK Kit. In order to use this reference design, the logiADAK kit users needs to purchase the HDMI Input/Output FMC module from Avnet (Part Number: AES-FMC-HDMI-CAM-G).





Figure 3: Avnet HDMI Input/Output FMC Module

1.3.2 Xylon Camera

For transmissions of the high-definition uncompressed video and camera control data, Xylon kits include hardware and software that is completely developed by Xylon: the LVDS-based serial interface, the Xylon video camera and an add-on LVDS FMC receiver board for up to six camera connections to the video processor implemented in the Xilinx Zynq-7000 AP SoC.

Each Xylon video camera includes the OmniVision OV10635 1-megapixel camera sensor that combines high-definition 1280x800p30 WXGA (HD) video with the color high dynamic range (HDR) functionality, LVDS serializer (transmitter) board, the the Sunex DSL219 miniature fish-eye Wide FOV lens and a short cable lead with a connector. The logiADAK kit also includes the 5th camera equipped with the Sunex DSL947 Narrow Field of View (FOV) miniature lens, which is in Xylon ADAS demos used for the forward-looking collision avoidance and in-cabin driver status monitoring.

All camera parts are enclosed in the waterproof aluminium housing. The housing is sealed with rubber gaskets to ensure a weather-proof rating of IP67. Its rugged metal construction provides excellent lens and imager module protection and enables safe and easy test vehicle installations.

1.4 Software Requirements

The logiADAK-VDF-SDSoC reference designs and Xylon logicBRICKS IP cores are fully compatible with Xilinx SDSoC Development Environment 2017.1. Future design releases shall be synchronized with the newest Xilinx development tools.

1.5 Design Deliverables

1.5.1 SDSoC platform

• Two reference designs prepared for Xilinx SDSoC Development Environment



Designed by XYLON

July 19th, 2017

SDSoC Video Design Framework User's Manual



Version: v3.00.a

- Contains the pre-built hardware files for faster software development
- Supports Linux applications
- Includes software drivers for included logicBRICKS IP cores
- Xylon evaluation logicBRICKS IP cores:
 - logiCVC-ML Compact Multilayer Video Controller
 - logiWIN Versatile Video Input
 - logil2C I2C Bus Master Controller
 - logiVLINK Vanilla LVDS Multimedia Data Link Receiver

1.5.2 Software

- Linux user space drivers with driver examples
- Demo application sources
- Bare-metal software drivers for logicBRICKS IP cores
- logiVIOF VideoIn-VideoOut Library

1.5.3 Binaries

- Precompiled SD Card image for the fastest demo startup
 - Camera/HDMI demo
 - Four Camera demo

1.6 Reference Designs

The logiADAK-VDF-SDSoC video design framework includes two reference designs:

- FOUR-CAM reference design implements four parallel video inputs from Xylon cameras, and the display output with RGB graphic overlay. All video inputs are stored in the video memory, and by mean of the on-board push buttons, user can select each of them for the full screen display output, which is filtered by the Sobel filter, or toggle between one camera and all camera views. The Sobel filter example shows framework users how to add their own vision processing logic.
- CAM-HDMI reference design implements a single video input, and the display output with the RGB graphic overlay. The video input can be sourced from the attached Xylon video camera, or through the HDMI video input. The HDMI video input is particularly suited for use with PC and playback of prepared test videos, such as the video recordings of road and traffic situations that make test cases for the video ADAS processing. The design displays out a single video source, filtered with the Sobel filter, and automatically switches to the HDMI video input upon detection of the plugged-in HDMI cable. The Sobel example shows kit users how to integrate their own vision processing logic between video input and video output IP cores, and how to implement it in software or in programmable logic.





2 LOGICBRICKS IP CORES

2.1 About logicBRICKS IP Library

Xylon's logicBRICKS IP core library provides IP cores optimized for Xilinx All Programmable FPGA and SoC devices. The logicBRICKS IP cores shorten development time and enable fast design of complex embedded systems based on Xilinx All Programmable devices.

The key features of the logicBRICKS IP cores are:

- logicBRICKS can be used in the same ways as Xilinx IP cores within the Xilinx Vivado Design Suite, and require no skills beyond general tools knowledge. IP users setup feature sets and programmable logic utilization through implementation tools' Graphical User Interface (GUI).
- Each logicBRICKS IP core comes with the extensive documentation, reference design examples and can be evaluated on reference hardware platforms. Xylon provides evaluation logicBRICKS IP cores to enable risk-free evaluation prior to purchase.
- Broad software support from bare-metal software drivers to standard software drivers for different operating systems (OS). Standard software support allows graphics designers and software developers to use logicBRICKS in a familiar and comfortable way.
- Xylon assures skilled technical support.

Search: Q-											
Name	×1	AXI4	Status	License	VLNV						
🗄 🗁 Alliance	e Partners										
🗄 🗁 Xyk	n										
	2D Graphics Accelerator Bit Block Transfer	AXI4	Production	Induded	logicbricks.com:logicbricks:logibitblt:5.						
···•••••••••••••••••••••••••••••••••••	Audio I2S Transmitter/Receiver	AXI4	Production	Included	logicbricks.com:logicbricks:logii2s:0.0						
; P	Bitmap 2.5D Graphics Accelerator	AXI4	Production	Induded	logicbricks.com:logicbricks:logibmp:0.0						
; P	I2C Bus Master Controller	AXI4	Production	Included	logicbricks.com:logicbricks:logii2c:0.0						
- 🗜	Multilayer Video Controller	AXI4	Production	Included	logicbricks.com:logicbricks:logicvc:4.1						
J P	Perspective Transformation and Lens Correction Image Processor	AXI4, AXI4-Stream	Production	Included	logicbricks.com:logicbricks:logiview:0.0						
- (Scalable 3D Graphics Accelerator	AXI4	Production	Included	logicbricks.com:logicbricks:logi3d:1.5						
p	SD Card Host Controller	AXI4	Production	Included	logicbricks.com:logicbricks:logisdhc:0.0						
🗄 🗁 Autom	otive & Industrial										
🗄 🗁 AXI Inf	frastructure										
🗄 🗁 BaseIP											
🗄 🗁 Basic E	lements										
🗈 🗁 Commu	unication & Networking										
🖲 🗁 Debug	& Verification										
🗈 📄 Digital	Signal Processing										
🖲 🗁 Embed	ded Processing										
٠											
etals											
Name:	Multilayer Video Controller										
Version:	4.1 (Rev. 2)										
Interfaces:	AXI4										
Description: The log/CUC-ML IP core is an advanced display graphic controller that enables an easy video and graphics integration into embedded systems with the Xilnx Application of the second seco											
Status: Production											
	License: Included Vendor: Xvlon										
License:											
License: Vendor:	Xylon		Vendor: Xylon								
License: Vendor: VLNV:	Xylon logicbricks.com:logicbricks:logicvc:4.1										







The Figure 4 shows imported logicBRICKS IP cores into Vivado Design Suite, while the Figure 5 shows a typical logicBRICKS IP core's configuration GUI.

🗜 Re-customize IP	
Multilayer Video Controller (4.1)	A
🍘 Documentation 👝 IP Location	, · ·
Show disabled ports	Component Hame (%D/Real_ploper_0_0) IP Kenses: Registes interface. Henney interface. External video input. General settings. Layer configuration. P Lense does. P Lense does. P interface: Henney interface.

Figure 5: Example of logicBRICKS IP Configuration GUI

To access logicBRICKS IP cores' User's Manuals, double-click on the specific IP core's icon, and then the Documentation icon in the opened IP configuration GUI. Choose either the Product guide to open the manual, or the Change Log to open IP core's change log.

logicBRICKS User's Manuals contain all necessary information about the IP cores' features, architecture, registers, modes of operation, etc.

2.2 Evaluation logicBRICKS IP Cores

Xylon offers free evaluation logicBRICKS IP cores which enable full hardware evaluation:

- Import into the Xilinx Vivado tools (IP Integration)
- IP parameterization through the GUI interface
- Simulation (if Xilinx tools support it)
- Bitstream generation

logic <mark>BRICKS</mark> ®
Designed by XYLON
L L Lath COLT



The logicBRICKS evaluation IP cores are run-time limited and cease to function after some time. Proper operation can be restored by reloading the bitstream. Besides this run-time limitation, there are no other functional differences between the evaluation and fully licensed logicBRICKS IP cores.

Evaluation logicBRICKS IP cores are distributed as parts of the Xylon reference designs: <u>http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design.aspx</u>.

Specific IP cores can be downloaded from Xylon's web shop: <u>http://www.logicbricks.com/Products/IP-Cores.aspx</u>.

2.3 IogicBRICKS IP Cores Used in This Design

2.3.1 logiCVC-ML Compact Multilayer Video Controller



The logiCVC-ML IP core is an advanced display graphics controller for LCD and CRT displays, which enables an easy video and graphics integration into embedded systems with Xilinx SoC/MPSoCs and FPGAs.

This IP core is the cornerstone of all 2D and 3D GPUs. Though its main function is to provide flexible display control, it also includes hardware acceleration functions: three types of alpha blending, panning, buffering of multiple frames, etc.

- Supports all Xilinx FPGA families
- Supports LCD and CRT displays (easily tailored for special display types)
- 64x1 to 2048x2048 display resolutions
- Available SW drivers for: Linux, Android, QNX and Microsoft Windows Embedded Compact OS
- Support for higher display resolutions available on request
- Supports up to 5 layers; the last one configurable as a background layer
- Configurable layers' size, position and offset
- Alpha blending and Color keyed transparency
- Pixel, layer, or Color Lookup Table (CLUT) alpha blending mode can be independently set for each layer
- Packed pixel layer memory organization:
 - RGB 8bpp, 8bpp using CLUT, 16bpp Hi-color RGB 565 and True-color 24bpp
 - YCbCr 16bpp (4:2:2) and 24bpp (4:4:4)
- Configurable ARM[®] AMBA[®] AXI4 memory interface data width (32, 64 or 128)
- Programmable layer memory base address and stride
- Simple programming due to small number of control registers
- Support for multiple output formats:
 - Parallel display data bus (RGB): 12x2-bit, 15-bit, 16-bit, 18-bit or 24-bit
 - YCbCr 4:4:4 or 4:2:2 output format
 - Digital Video ITU-656: PAL and NTSC
 - LVDS output format: 3 or 4 data pairs plus clock
 - Camera link output format: 4 data pairs plus clock
 - DVI output format





July 19th, 2017

Version: v3.00.a

- Supports synchronization to external parallel input
- HW cursors
- Versatile and programmable sync signals timing
- Double/triple buffering enables flicker-free reproduction
- Display power-on sequencing control signals
- Parametrical VHDL design that allows tuning of slice consumption and features set
- Prepared for Xilinx Vivado tools

More info: <u>http://www.logicbricks.com/Products/logiCVC-ML.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiCVC-ML_hds.pdf</u>

2.3.2 logiWIN Versatile Video Input



The logiWIN IP core enables easy implementation of video frame grabbers. Input video can be decoded, real-time scaled, de-interlaced, cropped, antialiased, positioned on the screen... Multiple logiWIN instances enable processing of multiple video inputs by a single Xilinx device.

- Supports versatile digital video input formats:
 - ITU656 and ITU1120 (PAL and NTSC)
 - RGB
 - YUV 4:2:2
- Maximum input and output resolutions are 2048 x 2048 pixels
- Built-in YcrCb to RGB converter, YUV to RGB converter and RGB to YcrCb converter
- Embedded image color enhancements: contrast, saturation, brightness and hue for ITU and YUV separately
- Real-time video scale-up (zoom in) up to 64x
 - Real-time video scale-down (zoom out) down to 16 times
 - Lossless scaling down to 2x, or 4x in cascade scaling mode
- Supports video input cropping and smooth image positioning
- Configurable ARM® AMBA® AXI4-Lite register interface
- ARM[®] AMBA[®] AXI4 and AXI4-Lite bus compliant
- Compressed stencil buffer in BRAM (mask over output buffer)
- Supports pixel alpha blending
- Provides "Bob" and "Weave" de-interlacing algorithms
- Supported big and little Endianness memory layout
- Double or triple buffering for flicker-free video
- Prepared for Xilinx Vivado tools

More info: <u>https://www.logicbricks.com/Products/logiWIN.aspx</u> Datasheet: <u>https://www.logicbricks.com/Documentation/Datasheets/IP/logiWIN_hds.pdf</u>





July 19th, 2017

Version: v3.00.a

2.3.3 logil2C l2C Bus Master



The logil2C is Xylon logicBRICKS IP core compatible with the I2C serial bus interface standard. The IP core supports single master I2C communications and enables bug-free data transfers.

- Master I2C serial bus controller
- Supports single master operation
- ARM[®] AMBA[®] AXI4-Lite bus compliant
- 16 locations deep TX and RX data FIFO
- Supported transmission speeds:
 - Normal 100 Kbps
 - Fast 400 Kbps
 - High speed 3.5 Mbps
- Prepared for Xilinx Vivado tools

More info: <u>https://www.logicbricks.com/Products/logiWIN.aspx</u> Datasheet: <u>https://www.logicbricks.com/Documentation/Datasheets/IP/logiWIN_hds.pdf</u>

2.3.4 logiVLINK Vanilla Multimedia Data Link Receiver



The logiADAK and the logiVID-Z kits integrate proprietary logicBRICKS LVDS Camera Interface serial link for joint transmissions of high-speed video, audio and control data. Xylon ADAS solutions have been already successfully used in projects incorporating other video links (examples: TI FPD-Link III, Ethernet...) for video transmissions between different video cameras and the Zynq-7000 AP SoC or FPGA device. More info: info@logicbricks.com

2.4 IogicBRICKS IP Cores for Video Processing

Xylon offers several logicBRICKS IP cores for video processing on Xilinx FPGA and SoC programmable devices:

IogiVIEW Perspective Transformation and Lens Correction Image Processor



Removes fish-eye lens distortions and executes programmable transformations on multiple video inputs in a real time. Programmable homographic transformation enables: cropping, resizing, rotating, transiting and arbitrary combinations. Arbitrary non-homographic transformations are supported by programmable Memory Look-Up Tables (MLUT).

More info: <u>http://www.logicbricks.com/Products/logiVIEW.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiVIEW_hds.pdf</u>





July 19th, 2017

Version: v3.00.a

IogilSP Image Signal Processing (ISP) Pipeline



The logilSP Image Signal Processing Pipeline IP core is a full high-definition ISP pipeline designed for digital processing and image quality enhancements of an input video stream in Smarter Vision embedded designs based on Xilinx Zynq-7000 All Programmable SoC and 7 Series FPGA devices.

More info: <u>http://www.logicbricks.com/Products/logiISP.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiISP_hds.pdf</u>

logiHDR High Dynamic Range (HDR) Pipeline



Ultra High Definition (UHD, including 4K2Kp60) HDR pipeline for camera image quality enhancements. Enables extraction of the maximum detail from high-contrast scenes, i.e. scenes with objects highlighted by a direct sunlight and objects placed in extreme shades.

More info: <u>http://www.logicbricks.com/Products/logiHDR.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiHDR_hds.pdf</u>





Version: v3.00.a

3 GET AND INSTALL THE DESIGN FRAMEWORK

To download the evaluation version and to purchase the design framework, please visit our online catalog: <u>http://www.logicbricks.com/Products/logiADAK-VDF.aspx</u>

3.1 Installation Process



Installation process is quick and easy. The logiADAK-VDF framework can be downloaded as a cross-platform Java JAR self-extracting installer. Please make sure that you have a copy of the JRE (Java Runtime Environment) version 6 or higher on your system to run Java applications and applets. Double-click on the installer's icon to run the installation.

At the beginning, you will be requested to accept the design framework license – Figure 6. For installation in Linux OS, please follow instructions:

http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Xylon-Reference-Designs-Linux-Installation.aspx.

If you agree with the conditions from the Xylon license, click NEXT and select the installation path for your logicBRICKS reference design (Figure 7). The installation process takes several minutes. It generates the folder structure described in the paragraph 3.1.1 Folder Structure.



Figure 6: Installation Process – Step 1







Figure 8: Installation Process – Step 3

Figure 9: Installation Process – Step 4

3.1.1 Filesystem Permissions of the Installed Folder (Windows)

The reference design installed in the default path C:\Program Files\xylon may inherit read-only filesystem permissions from the parent folder. This will block you in opening the hardware project file in Xilinx Vivado tools. Therefore it is necessary to change the filesystem permissions for the current user to "Full control" preferably.

To change the user permissions for C:\Program Files\xylon folder and all of its subdirectories, right click on the C:\Program Files\xylon folder and select "Properties". Under "Security" tab select "Edit". Select "Users" group in the list and check "Full control" checkbox in the "Allow" column.





Folder Structure

Figure 10 and the Table 4 explains the folder structure of the logiADAK-VDF-SDSoC video design framework.



Figure 10: The Folder Structure





July 19th, 2017

Version: v3.00.a

Table 4: Explanation of the logiADAK-VDF folder structure

Folder		Purpose		
INSTALLATION R	TOO	This folder contains the start.html page - the jump-start		
		navigation page through the reference design.		
data		Additional hardware documentation/datasheets/manuals.		
doc		Project documentation.		
sdsoc/platform	S	SDSoC platform files		
	zc706_hdmi	Cam/hdmi platform files		
	zc706_4cam	Four cam platform files		
hardware				
	bsp	Xylon Linux user space Board Support Package (BSP); custom Xylon BSP compatible with the Xilinx SDK. It enables users to quickly build Linux User space applications within the SKD workspace.		
	drivers	Standalone (bare-metal) drivers for logicBRICKS IP cores with documentation and examples.		
	logicbricks/if	Xylon custom IP core interfaces (bus definitions).		
	logicbricks/eval	Evaluation logicBRICKS IP cores. IP cores' User's		
		Manuals are stored in doc subdirectories.		
	sw_services	xyl_oslib – Xylon OS abstraction library for Xilinx Xilkernel embedded kernel – use in standalone (non-OS) applications.		
software				
	apps	Demo applications source code files		
	libs/logiVIOF	logiVIOF source code files		
	Linux/kernel	Linux kernel and device tree configuration files.		
	SDSoC_workspace	Xilinx SDSoC workspace folder for building bare-metal		
		applications.		
binaries		Prepared binaries ready for download to SD card.		
	cam_hdmi/SD	Cam/hdmi platform with hardware implemented sobel filter		
	four_cam/SD	Four cam platform with hardware implemented sobel filter		





4 GETTING LOGICBRICKS IP LICENSES

The logiADAK-VDF-SDSoC installation comes with the evaluation versions of the logicBRICKS IP cores, and in order to be able to change the provided reference designs, you need to request the proper licenses from Xylon.

Please contact Xylon Technical Support Service <u>support@logicbricks.com</u> and immediately provide your Ethernet MAC ID number or Sun Host ID.

For instructions how to find your Ethernet MAC or host ID, please visit: http://www.logicbricks.com/Documentation/Article.aspx?articleID=KBA-01186-M0JXKD..

For each logicBRICKS IP core used in the logiADAK-VDF-SDSoC reference designs Xylon will generate and send to you separated e-mails with the license keys (file) and full instructions for setting up the license key and downloading the logicBRICKS IP core. Please follow the provided instructions.

If you experience any troubles during the registration process, please contact Xylon Technical Support Service – <u>support@logicbricks.com</u>.



Figure 11: E-mail with logicBRICKS License and Download Instructions





5 LOGIADAK-VDF-SDSOC REFERENCE DESIGN

The logiADAK-VDF- SDSoC referent design contains two SDSoC platform designs:

- zc706 hdmi
- *zc706* 4*cam*

Xylon's platforms for the targeted hardware kit are designed following Xilinx's SDSoC platform design specifications [REF 2].

Platform designs are based on the logiADAK-VDF reference designs functionality with an addition of the Sobel filter C-code implementation. The Sobel filter is implemented between an active input and the display output. Filter implementation provides a simple example how to implement C-code based accelerator in the Programmable Logic within the SDSoC design environment.

The $zc706_hdmi$ and $zc706_4cam$ platforms support Linux applications and include precompiled Linux drivers for all logicBRICKS IP cores. Linux and Bare-metal software driver sources files are included within the reference design deliverables – please see the Table 4.

The provided platforms also include the pre-built SoC hardware folder for faster user workflow described in [REF 3]. The SoC configuration bitstream, which is contained in the platform hardware folder, enables users to run and verify custom developed applications, entirely in software and without engaging in the lengthy process of hardware implementation. However, that process cannot be used with the provided demo application when the Sobel filter is marked for hardware acceleration. Alternatively, user can generate bitstream for the Cam/HDMI and Four-Cam applications and then uncheck the Generate Bitstream. It will enable the tools to rebuild only software portions of the design.

5.1 CAM-HDMI SDSoC Design and Memory Layout

This platform design (Figure 12) supports a single video camera or a single HDMI video input (only one active at a time), and the single display output.

The following Zynq SoC resources are not used by the *zc706_hdmi* platform and can be used for other purposes within the SDSoC development environment:

- Clocks:
 - Clock id 1 (default): 100 MHz
 - Clock id 2: 200 MHz
 - Clock id 3: 142.86 MHz
- PS-PL ports:
 - M_AXI_GP1
 - S_AXI_HP1





Version: v3.00.a

July 19th, 2017

- S_AXI_HP3
- S_AXI_ACP
- Interrupts:
 - Over xlconcat IP, ports from 3 to 15



Figure 12: CAM-HDMI SoC Design – Block Diagram (Pre-Defined Platform)

(Clock Generator Module and other utility IP cores are not shown)

The Figure 13 shows the memory layout of video buffers. Each logiCVC-ML layer has its own reserved memory space and use multiple video buffers (not shown).



Figure 13: CAM-HDMI Design Memory Layout





Figure 14: CAM-HDMI SoC Design – Block Diagram (Platform with the Sobel Filter IP)

(Clock Generator Module and other utility IP cores are not shown)





July 19th, 2017

Version: v3.00.a

5.2 FOUR-CAM SoC Design and Memory Layout

This platform design (Figure 15) supports four camera inputs, and the single display output. The following Zynq SoC resources are not used by the $zc706_4cam$ platform and can be used for other purposes within the SDSoC development environment:

- Clocks:
 - Clock id 1 (default): 100 MHz
 - Clock id 2: 200 MHz
 - Clock id 3: 142.86 MHz
- PS-PL ports:
 - M_AXI_GP0
 - S_AXI_HP2
 - S_AXI_ACP
- Interrupts:
 - Over xlconcat IP, ports from 5 to 15



Figure 15: FOUR-CAM SoC Design– Block Diagram (Pre-Defined Platform)

(Clock Generator Module and other utility IP cores are not shown)





Figure 16: FOUR-CAM SoC Design-Block Diagram (Platform with the Sobel Filter IP)

(Clock Generator Module and other utility IP cores are not shown)

The Figure 17 shows the memory layout of video buffers. Each logiCVC layer has its own reserved memory space and multiple video buffers (not shown).



Figure 17: FOUR-CAM Design Memory Layout





5.3 Using the logiADAK-VDF-SDSoC Platforms and the Hardware Accelerator Based on the C-code Description

Please copy the *zc706_hdmi* and *zc706_4cam* platform folders from *logiADAK-VDF-SDSoC_vX_Y_Z/sdsoc/platforms/* to folder *<SDSoC_install_dir>/platforms/* within your SDSoC installation folders.

5.4 Using and Configuring Hardware Accelerator as C-code Based IP core

The provided software demo includes the Sobel filter algorithm as the C++ function sds_sobel()(sds_sobel.cpp). The function is used as a simple example of the C-code based hardware accelerator implementation generated by the SDSoC tool.

The HLS generated Sobel filter accelerator connects to the AXI-Stream accelerator adapter that drives all inputs and captures all outputs. The adapter has two FIFO interfaces for streaming video data to and from the accelerator, converts video data streams to the AXI-Stream format, and connects the AXI DMA Rx and Tx channels via the AXI-Stream router. The instantiated data mover is the AXI DMA in a scatter-gather mode. The width, height, and stride parameters are simple control signals (scalars) driven by the adapter.

Note that this memory-to-memory pipeline is not video-timing accurate. The DMA reads and writes video frames without inserting any horizontal blanking between video lines. An interrupt is issued by the DMA engine separately for the read and write channels upon completion of a frame read/write operation.

The DMA engine translates AXI-Stream data to AXI-Memory-mapped data. The output is connected to the SDSoC available HP high performance PS/PL interface via the AXI interconnect.

The AXI-Lite control interfaces is connected to the SDSoC available GP general purpose PS/PL interface.



Figure 18: Hardware Accelerator and Data Motion Network entirely generated by the SDSoC tool based on a C-code description





5.5 Software Description

Software components:

- Linux 4.9 (tag "xilinx-v2017.1"), APF driver updated to 2017.2 and improved memory management.
- v4l2 driver, <u>https://github.com/logicbricks/driver_fb_logicvc</u>, updated driver v1.1 is located here: /software/Linux/kernel/linux-xlnx-xilinx-v2017.1/kernel_src_diff/drivers/media
- framebuffer driver, <u>https://github.com/logicbricks/driver_fb_logicvc</u>, updated driver v4.2 is located here: /software/Linux/kernel/linux-xlnx-xilinx-v2017.1/kernel_src_diff/drivers/video
- logiVIOF library, for detailed documentation see: /software/libs/logiVIOF/doc/html/index.html
- Xilinx SDSoC FPGA hardware processing wrapper

Figure 19 illustrates the software architecture used in this video framework.



Figure 19: The Software Architecture

5.5.1 Demo application

There are two demo applications:

- FOUR-CAM for four cameras operation
- CAM-HDMI for mixed camera/HDMI operation

Both applications use the same C-code source and the only difference between them is the DVI_INPUT_PRESENT symbol defined in the CAM-HDMI project.

Both applications demonstrate how to display the flicker-free and processed video from an external video input by using the software buffering synchronization.





July 19th, 2017

Version: v3.00.a

The applications use the logiVIOF (VideoIn-VideoOut) library for VideoIn and VideoOut initialization. After the initialization, the logiVIOF VideoThread calls user video processing call-back function upon the reception of the video frame. The video processing call-back in this demo calls the sds_sobel filter processing function, which can be implemented either in software (processing system) or hardware (programmable logic) using the SDSoC tool. The processed video frame is further passed to the logiVIOF VideoOut and displayed on the screen. Video output synchronization is software controlled and uses double or triple video buffering.

For details about the logiVIOF software library, please check: /software/libs/logiVIOF/doc/html/index.html

Main functions used in the demo are:

- demoInit
- demoStart
- demoStop
- demoDeinit

demolnit initializes video in and video out:

demoInit:

•	vout init	<pre>//create logiVIOF VideoOut interface to control</pre>
	—	<pre>//frame buffer device (xylonfb dev/fb*)</pre>
•	vout_layerHWBufferir	gEnable //enables hardware buffering
•	vout_layerDisable	//disable layer
•	vout_layerFill	//clear layer
•	vout_layerSetOffset	//reset offset
•	sds_mmap	//map output buffers
•	vin_init	<pre>//create logiVIOF VideoOut interface to control</pre>
		//framegrabber (xylon v4l2 dev/video*)

After the **demoInit**, the **demoStart** function is executed:

demoStart:

•	<pre>vin_set_format</pre>	//set input format if mode is changed between
		//one camera / four cameras
•	vout_layerFill	//clear layer
•	vout_layerSetPositio	<pre>nAndSize //depending on mode set layer geometry</pre>
		//for one or all cameras
•	vout_layerEnable	//depending on mode enables one
		//or all four layers
•	video_thread_init	//create and start logiVIOF videoThread with
		<pre>//pointer to user callback function</pre>

The CAM-HDMI reference design enables work with the HDMI input and the video input from Xylon's video camera. The plugged in HDMI video input takes precedence. The FOUR-CAM reference design enables the application user to toggle between the single camera and the four camera views.





Upon the **demoStart** execution, the program enters the main loop and checks the on-board pushbuttons and keyboard buttons. User can stop the application by calling the **demoStop** function:

demoStop:

video_thread_deinit //stops frame grabber, exit threadsvout_layerDisable //disables all layers

The **demoStart** function is called with the user options after the end of the **demoStop** function.

If user exits the application, the **demoDeinit** function deinitializes video inputs and the video output:

demoDeinit:

- sds munmap
 //unmap output buffers
- vin deinit //deinitializes VideoIn
- vout deinit //deinitializes VideoOut

5.5.2 Input resolution and the framerate

Both reference designs use 1280x800@30 input video resolution for both, the Xylon camera and the HDMI video input.





6 QUICK START

6.1 Run the Precompiled Linux Demo Examples

To enable rapid testing of the hardware setup, Xylon provides application demo binaries in the *binaries* folder of the deliverables. There are two demo applications: the camera/HDMI and the four cameras demo.

To run the four cameras demo copy the content of the *binaries/four_cam/bin* folder to the root folder of the SD card.

To run the camera/HDMI demo, copy the content of the *binaries /cam_hdmi/bin* folder to the root folder of the SD card.

SD card should be formatted as FAT32.







Figure 21: FOUR-CAM HW Setup

Optionally, you can use a serial terminal program (baud rate 115200 8N1) and the USB UART connection to the ZC706 board to monitor the system's operation.

For full explanation of the ZC706's features and settings, please check the documentation Xilinx UG954.

6.2 Demo controls

Start the FOUR-CAM demo design and the display output will show the video stream from one of the four attached video cameras. Change the displayed camera input by pressing the number '1', '2', '3' or '4' on a keyboard, or by pressing left (SW7) or right (SW8) push-buttons on the ZC706 board. Toggle demo mode between one camera, or all cameras by pressing the number '5' on a keyboard, or

Logic BRICKS®	SDSoC Video Design Framework User's Manual	Xylon
July 19 th , 2017		Version: v3.00.a

by pressing central (SW9) push-button on the ZC706 board. Stop the application by pressing 'q' on the keyboard.

Start the CAM-HDMI demo design. The attached PC monitor will show the HDMI video, if there is the HDMI video source connected to the HDMI video input on the FMC card. Otherwise, the display will show the video input from the attached video camera. Stop the application by pressing 'q' on the keyboard.

6.3 Change the Delivered Software

6.3.1 Xilinx Development Software

The logiADAK-VDF-SDSoC video design framework reference designs and Xylon logicBRICKS IP cores are fully compatible with Xilinx SDSoC Development Environment 2017.1. Future design releases shall be synchronized with the newest Xilinx development tools.

Licensed users of Xilinx tools can use their existing software installation for the logiADAK-VDF-SDSoC evaluation and modifications.

6.3.2 Set Up Linux System Software Development Tools

Set of ARM GNU tools are required to build the Linux software and applications. The complete tool chain for the Zynq-7000 All Programmable SoC can be obtained from the Xilinx ARM GNU Tools wiki page: <u>http://wiki.xilinx.com/zynq-tools</u>. Access to tools requires a valid, registered Xilinx user login name and password.

6.3.3 Set Up git Tools

Git is a free Source Code Management (SCM) tool for managing distributed version control and collaborative development of software. It provides the developer a local copy of the entire development project files and the very latest changes to the software.

Visit <u>http://wiki.xilinx.com/using-git</u> to get instructions how to use Xilinx git.

To get the latest version of Xylon logicBRICKS software drivers for Linux operating system, please visit Xylon's git: <u>https://github.com/logicbricks</u>.

6.3.4 Setting up the SDSoC workspace

All logiADAK-VDF-SDSoC software applications are delivered in the source code to enable users to do software customizations. This paragraph explains how to setup the Xilinx SDSoC environment for software customizations.

Quick steps required to set up the SDSoC workspace:



Designed by XYLON

SDSoC Video Design Framework User's Manual



July 19th, 2017

Version: v3.00.a

- 1. Make sure platform copy (section 5.3) is done.
- 2. Open SDSoC SDK, select workspace: *logiADAK-VDF-SDSoC vX Y Z/software/SDSoC workspace*
- 3. Open C/C++ perspective: Window \rightarrow Perspective \rightarrow Open Perspective \rightarrow Other \rightarrow C/C++
- In the SDSoC SDK go to: Xilinx Tools → Repositories → New, add IogiADAK-VDF-SDSoC_vX_Y_Z /hardware directory
- 5. In the SDSoC SDK go to: *Project* and exclude *Build automatically* (optional, but recommended)
- 6. In the SDSoC SDK go to: *File* → *Import* → *General* → *Existing projects to workspace* → *Next*, in *Select a root directory* choose *logiADAK-VDF*-
- SDSoC_vX_Y_Z/software/SDSoC_workspace, select all projects and click *Finish*For optimized SW implementation it is recommended to set project build configuration to SDRelease. In Project explorer window -> Right click on the SDSoC project: Build Configurations -> Set Active -> SDRelease
- 8. If you want to use hardware acceleration, function *sds_sobel()* needs to be marked as [H]. This is done by default, so no change is needed.
- 9. If the Build automatically option has been disabled, build all imported applications manually.
- 10. If you want to run the sobel filter in SW, function *sds_sobel()* needs to be toogled to SW. In Project explorer window:
 - Browse to src/sds_sobel.cpp file. Expand content of the file by clicking arrow mark on left side (|>)
 - On sds_sobel function: right click and Toggle HW/SW (mark [H] disappears)
- 11. If the *Build automatically* option has been disabled, build the application manually.
- 12. Copy the sd_card folder content to the to the root folder of the SD card.
 - sd_card folder find in the application build generated folder. Build generated folder has the same name as the chosen build configuration and is located in the SDSoC workspace application folder (e.g. for the build configuration *SDRelease* and application *app_zc706_4cam_linux* the build generated folder is *app_zc706_4cam_linux/SDRelease*).



If the error "cannot find -Irsa" occurs when building the fsbl_zynq_, please re-generate the bsp_fsbl_zynq_ and build the fsbl_zynq_ again.



Due to dependencies between the application and the logiVIOF library, please make sure to use the same configuration options (Release/Debug) for both, the application and the logiVIOF library.

6.4 Software Instructions – Linux Software

Xylon provides the Linux Framebuffer driver. Zynq tool chain, Linux kernel and file system used for development and demonstrations of Xylon drivers are provisions of Xylon.

- Linux kernel building instructions and dts files can be found in *software\Linux\kernel* folder. Used Kernel version is Kernel 4.9.
- Running Linux applications with the ZC706 board setup for the precompiled SD card image.





July 19th, 2017

Version: v3.00.a

6.5 Debugging SDSoC Application with TCF Agent

- 1. Launch the application's SDSoC workspace
- 2. Open Debug Configurations window Run -> Debug Configurations...
- 3. To create a new Debug Configuration, double click on the **Xilinx SDSoC Application** section on the left hand side of the Debug Configuration GUI
- 4. Set Debug Type to Linux Application Debug

Debug Configurations				×
Create, manage, and run configurations Debug a program using SDSoC Debugger.				Ť.
Image: Image	Name: System D	ebugger using SDDebug_app_zcu102_ plication 📀 Target Setup 🕬 Argume	4cam_linux.elf on Lo	cal
 Eclipse Application JUnit Plug-in Test OpenCL OpenCL (TCF) OSGi Framework Performance Analysis Target Communication Framework 	Debug Type: Li Connection: Li Note: TCF agent 1534).	inux Application Debug	ew get connection (Defa	ult TCF agent port:
 Kilinx C/C++ application (GDB) Kilinx C/C++ application (System Debugger on QEMU Kilinx C/C++ application (System Debugger) Kolony System Debugger using SDDebug_app_zcu102_4ca 	Project: Configuration:	app_zcu102_4cam_linux SDDebug		Browse
III Filter matched 12 of 22 items			Revert	Apply
?			Debug	Close

Figure 22: SDK Workspace – Debug Configurations

5. Create new connection; set Host to correct target IP and set Port to 1534



Designed by XYLON

SDSoC Video Design Framework User's Manual



July 19th, 2017

Version:	v3.00.a
----------	---------

🛷 Target (Connection Details
New Tar	get Connection
Creates n	new configuration for connecting to a target.
Target Na	Ime Local_102
Set as o	default target
Specify t	the connection type and properties
Type Lir	nux TCF Agent
Host 19	92.168.0.102
Port 15	534
?	Test Connection OK Cancel

Figure 23: SDK Workspace – Create the new Connection

- 6. Switch to Application Tab
- 7. Enter Project Name, Local File Path, Remote File Path and Working dir

2 Debug Configurations		×
Create, manage, and run configurations		-
Debug a program using SDSoC Debugger.		
	Name: System Debugger using SDDebug_app_zcu102_4cam_linux.elf on Local	
type filter text	K Main	
Eclipse Application	Application	A
ポ JUnit Plug-in Test	Local File Path	
OpenCL		
OpenCL (TCF)	SDDebug/app_zcu102_4cam_linux.elf	
OSGI Framework	Remote File Path:	
Performance Analysis	/mnt/app_zcu102_4cam_linux.elf	
Xiliny C/C++ application (GDR)	Working directory	=
 Xilinx C/C++ application (System Debugger on OEMU) 	/mat	
Silinx C/C++ application (System Debugger)		
▲ S Xilinx SDSoC Application	Use default	
System Debugger using SDDebug_app_zcu102_4ca	Auto-attach process children	
	Stop at program entry	
	Stop at 'main'	
		v
	< III	•
Filter matched 12 of 22 items	Revert	pply
(?)	Debug	Close

Figure 24: SDK Workspace – Application Tab

- 8. If shared libraries are used set paths to in the Environment tab
- 9. Start Debug





7 REVISION HISTORY

Version	Date	Author	Approved by	Note
1.00.a	June 29 th , 2016	A.Bogdanic	G.Galic	Initial
1.01.a	September 10 th ,2016	A.Bogdanic		Version of Vivado Development Tool changed to 2016.2. Added description of C-code based
				hardware accelerator implementation generated by the SDSoC tool.
2.00.a	November 21 st ,2016	A.Bogdanic		Added software description
3.00.a	July 4 th , 2017	D. Štimac	G. Galić	Version of Vivado and SDSoC development tools changed to 2017. Added logiVIOF decription. Revised software description chapter. Added chapter 6.5 Debugging SDSoC Application with TCF Agent





8 REFERENCES

Table 5: List of References

Reference	Description
REF [1]	Xylon, logiADK-VDF (logiADK-VDF _v3.00.a.pdf)
REF [2]	Xilinx, UG1146 (ug1146-sdsoc_platforms_and_libraries.pdf)
REF [3]	Xilinx, UG1027 (ug1027-intro_to_sdsoc.pdf)