


logiREF-ZGPU

*Xylon Reference Design – Graphics Processing Unit
for Xilinx® Zynq™-7000 All Programmable SoC*

User's Manual

Version: 1.01.a

logiREF-ZGPU_v1_01_a.doc





All rights reserved. This manual may not be reproduced or utilized without the prior written permission issued by Xylon.

Copyright © Xylon d.o.o. logicBRICKS™ is a registered Xylon trademark.

All other trademarks and registered trademarks are the property of their respective owners.

This publication has been carefully checked for accuracy. However, Xylon does not assume any responsibility for the contents or use of any product described herein. Xylon reserves the right to make any changes to product without further notice. Our customers should ensure to take appropriate action so that their use of our products does not infringe upon any patents.

1	INTRODUCTION	4
1.1	DESIGN DELIVERABLES	5
1.1.1	Hardware design files	5
1.1.2	Software	5
1.1.3	Binaries	5
1.2	XILINX DEVELOPMENT SOFTWARE	6
2	LOGICBRICKS IP CORES	7
2.1	ABOUT LOGICBRICKS IP LIBRARY	7
2.2	EVALUATION LOGICBRICKS IP CORES	10
2.3	LOGICBRICKS IP CORES USED IN THIS DESIGN	10
2.3.1	logiCVC-ML Compact Multilayer Video Controller	10
2.3.2	logiBITBLT Block Transfer 2D Graphics Accelerator	11
2.3.3	logiBMP Bitmap 2.5D Graphics Accelerator	12
2.3.4	logi3D Scalable 3D Graphic Accelerator	13
2.4	LOGICBRICKS IP CORES FOR VIDEO PROCESSING	13
3	GET AND INSTALL THE REFERENCE DESIGN	15
3.1	REGISTRATION PROCESS	15
3.2	INSTALLATION PROCESS	17
3.3	DIRECTORY STRUCTURE	20
4	GETTING LOGICBRICKS EVALUATION LICENSES	22
5	LOGIREF-ZGPU DESIGN	25
5.1	DESIGN CUSTOMIZATION	26
5.2	MEMORY LAYOUT	28
5.3	RESTORING ZYNQ-7000 DESIGN FROM XYLON DELIVERABLES	29
6	VIDEO OUTPUT CLOCKING	30
6.1	LOGICVC-ML - STANDARD DISPLAY RESOLUTIONS AND PIXEL CLOCK	30
6.2	LINUX FRAME BUFFER – CHANGING DISPLAY RESOLUTIONS	31
7	QUICK START	33
7.1	REQUIRED HARDWARE	33
7.2	XILINX DEVELOPMENT SOFTWARE	33
7.3	SET UP LINUX SYSTEM SOFTWARE DEVELOPMENT TOOLS	33
7.4	SET UP GIT TOOLS	34
7.5	SET UP THE ZC702 BOARD FOR USE WITH PRECOMILED LINUX DEMOS FROM THE SD CARD	34
7.6	RUNNING PRECOMPILED DEMOS FROM THE SD CARD IMAGE	35
7.6.1	Running 3D Demo Apps	35
7.6.2	Running 2D Demo Apps	36
8	SOFTWARE DOCUMENTATION	37
8.1	SOFTWARE INSTRUCTIONS – STANDALONE SOFTWARE	37
8.2	SOFTWARE INSTRUCTIONS – LINUX SOFTWARE	37
9	REVISION HISTORY	38

1 INTRODUCTION

Xylon's logicBRICKS library of IP cores optimized for Xilinx programmable devices includes several graphics logicBRICKS IP cores for full range implementation of 2D and 3D Graphics Processing Units (GPU) on Xilinx Zynq-7000 All Programmable SoC and FPGAs.

This user's manual describes Xylon's 2D and 3D GPU reference design for the ZC702. The reference design includes evaluation logicBRICKS IP cores and hardware design files prepared for Xilinx Platform Studio (XPS) design suite. It also includes complete Linux OS image, software drivers, demo applications and documentation.

System designers can leverage the flexibility and scalability of logicBRICKS IP cores and software to speed up their development cycle. Software designers can develop Linux and standalone applications for their product before target hardware is available and hardware designers can customize the provided logicBRICKS designs to closely fit to their requirements.

logicBRICKS IP cores can be delivered with software drivers for the most popular operating systems: Linux, Microsoft® Windows® Embedded Compact 7 and Android™.




Figure 1: Xilinx ZC702 Development Kit running 3D graphics

(Video clip: <http://www.logicbricks.com/Archive/logi3D-Zynq-ZC702.aspx>)

Xylon provides the pre-designed logicBRICKS reference design demonstrating Xylon's 2D and 3D graphics IP cores for Xilinx Zynq-7000 EPP. The design is prepared for the Xilinx® Platform Studio (XPS) and the EDK implementation tools. It is a comprehensive graphics solution comprised of a set of logicBRICKS evaluation IP cores, the full FPGA design, documentation and a number of illustrative software applications demonstrating specific IPs' features.

The logicBRICKS reference design helps users to experience the logicBRICKS design flow at no cost and with no obligations! The design includes LCD display controller, 2D graphics accelerator, 3D graphics accelerator, and other IP cores. The provided software exercises logicBRICKS IP drivers and illustrate the most important IP features.

1.1 Design Deliverables

1.1.1 Hardware design files

- Configuration bitstream file for the programmable logic and the SDK export of the reference design that allow an immediate start and software changes
- ZC702 reference design¹ prepared for Xilinx Platform Studio implementation tools
- Xylon evaluation logicBRICKS IP cores¹:
 - logiCVC-ML Compact Multilayer Video Controller
 - logiBITBLT Bit Block Transfer 2D Graphics Accelerator
 - logiBMP Bitmap 2.5D Graphics Accelerator
 - logi3D Scalable 3D Graphics Accelerator

1.1.2 Software

- logicBRICKS standalone (bare-metal drivers) with driver examples
- Zynq FSBL sources and the Xilinx SDK project - custom version for standalone applications
- Linux Frame Buffer driver for the logiCVC-ML IP core (display controller IP Core)
- DirectFB driver for the logiCVC-ML and 2D hardware acceleration (logiBITBLT, logiBMP)
- logi3D example sources and binaries (OpenGL ES 1.1² library for the logi3D IP may be provided on request)

1.1.3 Binaries

- First Stage Bootloader (FSBL)
- standalone logiCVC-ML, logiBITBLT, logiBMP examples
- Linux binaries:
 - uboot, dts, dtb, root file system
 - zImage - kernel with the frame buffer driver for the logiCVC-ML IP Core
 - DirectFB library and DirectFB examples using Xylon DirectFB driver
 - OpenGL ES 1.1 simple example and Xylon 3D demo

¹ Delivery is optional

² Product is based on a published Khronos specification, and is expected to pass the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

1.2 Xilinx Development Software

The logiREF-ZGPU reference design and Xylon logicBRICKS™ IP cores are fully compatible with Xilinx development tools – Xilinx Design Suite 14.2 including Xilinx ISE, Xilinx Platform Studio (XPS) and the EDK. Future design releases shall be synchronized with the newest Xilinx development tools.

Licensed users of the Xilinx tools can use their existing software installation for the logiREF-ZGPU evaluation. Suitable ISE Design Suite versions are: Embedded and System Edition.

Others may use ISE® Design: Suite Embedded Edition from Evaluation Kit or download evaluation versions of Xilinx software development tools from the Xilinx Web site (www.xilinx.com).

2 LOGICBRICKS IP CORES

2.1 About logicBRICKS IP Library

Xylon's logicBRICKS IP core library provides IP cores optimized for Xilinx FPGA and Zynq-7000 All Programmable SoC. logicBRICKS IP cores shorten development time and enable fast design of complex embedded systems based on Xilinx programmable devices.

The key features of the logicBRICKS IP cores are:

- Compatibility with the Xilinx Platform Studio (XPS) – logicBRICKS can be used in a same way as Xilinx IP cores from the XPS, and require no skills beyond general tools knowledge
- Each logicBRICKS IP core comes with the extensive documentation, reference design examples and can be evaluated on reference hardware platforms
- Broad software support – from bare-metal software drivers to standard software drivers for different operating systems (OS). Standard software support allows graphics designers and software developers to use logicBRICKS in a familiar and comfortable way
- Xylon assures skilled technical support

Description	IP Versio	IP Type	Status	Pro	IP Classification
EDK Install					
Analog					
Arithmetic					
Bus and Bridge					
Clock, Reset and Interrupt					
Communication High-Speed					
Communication Low-Speed					
DMA and Timer					
Debug					
FPGA Reconfiguration					
General Purpose IO					
Interprocessor Communication					
Memory and Memory Controller					
PCI					
Peripheral Controller					
Processor					
USER					
Utility					
Verification					
Video and Image Processing					
Project Local PCores					
Project Peripheral Repository0					
logicBRICKS					
★ Xylon logi3D	1.04.a	logi3d	★ PRODUCTION		PERIPHERAL
★ Xylon logiBITBLT - 2D accelerator	4.01.a	logibitblt	★ PRODUCTION		PERIPHERAL
★ Xylon logiBMP	2.01.b	logibmp	★ PRODUCTION		PERIPHERAL
★ Xylon Compact Video Controller	3.00.a	logicvc	★ PRODUCTION		PERIPHERAL
★ Xylon I2S Multiport Controller	1.01.a	logii2s	★ PRODUCTION		PERIPHERAL
★ Xylon Versatile Video Input	3.02.a	logiwin	★ PRODUCTION		PERIPHERAL

Figure 2: logicBRICKS IP Cores Imported into the XPS IP Catalog

The Figure 2 shows imported logicBRICKS IP cores into Xilinx development software, while the Figure 3 shows a typical logicBRICKS IP core's configuration GUI.




Figure 3: An Example logicBRICKS IP Configuration GUI

Click on the PDF icon in the GUI opens the User's Manual of the logicBRICKS IP Core!

2.2 Evaluation logicBRICKS IP Cores

Xylon offers free evaluation logicBRICKS IP cores which enable full hardware evaluation:

- Import into the Xilinx Platform Studio (XPS)
- IP parameterization through the XPS GUI interface
- Simulation (if Xilinx tools support it)
- Bitstream generation

The logicBRICKS evaluation IP cores are run-time limited and cease to function after some time. Proper operation can be restored by reloading the bitstream. Besides this run-time limitation, there are no other functional differences between the evaluation and fully licensed logicBRICKS IP cores.

Evaluation logicBRICKS IP cores are distributed as parts of the Xylon reference designs:
<http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design.aspx>.

Specific IP cores can be downloaded from Xylon's web shop:
<http://www.logicbricks.com/Products/IP-Cores.aspx>.

2.3 logicBRICKS IP Cores Used in This Design

2.3.1 logiCVC-ML Compact Multilayer Video Controller



The logiCVC-ML IP core is an advanced display graphics controller for LCD and CRT displays, which enables an easy video and graphics integration into embedded systems with Xilinx Zynq-7000 All Programmable SoC and FPGAs.

This IP core is the cornerstone of all 2D and 3D GPUs. Though its main function is to provide flexible display control, it also includes a level of hardware acceleration: alpha blendings, panning, buffering of multiple frames, etc.

- Supports all Xilinx FPGA families
- Supports LCD and CRT displays (easily tailored for special display types)
- 64x1 to 2048x2048 display resolutions
- Support for higher display resolutions available on request
- Supports up to 5 layers; the last one configurable as a background layer
- Configurable layers' size, position and offset
- Alpha blending and Color keyed transparency
- Pixel, layer, or color lookup table (CLUT) alpha blending mode can be independently set for each layer
- Packed pixel layer memory organization – pixel color depth 8-bpp, 8-bpp using CLUT, 16bpp Hi-color RGB 565 and True-Color 24bpp
- Configurable CoreConnect™ PLBv4.6, Xylon XMB or ARM® AMBA® AXI4 memory interface data width (32, 64 or 128)

- Programmable layer memory base address and stride
- Simple programming due to small number of control registers
- Support for multiple output formats:
 - Parallel display data bus: 12x2-bit, 15-bit, 16-bit, 18-bit or 24-bit
 - Digital Video ITU-656: PAL and NTSC
 - LVDS output format: 3 or 4 data pairs plus clock
 - Camera link output format: 4 data pairs plus clock
 - DVI output format
 - YCbCr 4:4:4 or 4:2:2 output format
- Supports synchronization to external parallel input
- HW cursors
- Versatile and programmable sync signals timing
- Double/triple buffering enables flicker-free reproduction
- Display power-on sequencing control signals
- Parametrical VHDL design that allows tuning of slice consumption and features set
- Prepared for Xilinx Platform Studio (XPS) and the EDK

More info: <http://www.logicbricks.com/Products/logiCVC-ML.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logiCVC-ML_hds.pdf

2.3.2 logiBITBLT Block Transfer 2D Graphics Accelerator



The logiBITBLT 2D graphics accelerator IP core transfers graphics objects from one to another part of system's on-screen or off-screen video memory, and off-loads the processor.

The core also performs different operations during transfers, such as ROP2, Color Expansion, Transparency, and Porter & Duff compositing rules. The IP can be efficiently used for the most common GUI operations.

- Supports 16 different ROP2 Binary Raster Operations
- Porter-Duff image composition with/without the global alpha blending factor
- Contiguous and array image addressing modes
- Color-keyed transparency
- Anti-aliased 8-bit font expansion
- Pattern fill with 8x8 pixels patterns
- Supports move operations in positive direction without image artifacts caused by image overlapping
- Solid fill with any of the supported color formats
- Supported image formats: RGB8, ARGB8, RGB16, ARGB16, RGB24, and ARGB24
- Control of pixel alpha blending factors
- Register interface compatible to the AXI4-Lite bus
- Designed for interfacing AXI4 master memory interface. Other memory interfaces can be supported on request
- Memory and registers layout both configurable for big and little endianness
- IP core configuration through VHDL parameterization enables features vs. slice consumption tunings

- Prepared for Xilinx Platform Studio (XPS) and the EDK

More info: <http://www.logicbricks.com/Products/logiBITBLT.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logiBITBLT_hds.pdf

2.3.3 logiBMP Bitmap 2.5D Graphics Accelerator



The logiBMP 2.5D graphics accelerator IP core speeds up operations with bitmaps. This IP core significantly speeds up GUI rendering and complex bitmap operations like texture renderings, picture filtering, up and down scaling, and bitmap rotating.


The logiBMP also enables perspective correct texture renderings of 2.5D graphics scenes. It can be easily integrated with other logicBRICKS or third-party IP cores.

- Supports fast graphics operations with bitmaps
- 2.5D rendering – enables perspective correct texture rendering in 3D
- Solid fill – rectangle rendering with any color
- Solid fill – triangle rendering with any color
- Triangle rendering with texturing: used for bitmap rotation, transformation or scaling
- Rectangle rendering with texturing: used for bitmap rotation, transformation or scaling
- Sub-pixel precision rendering
- Supports two different filtering methods:
 - Point sampling (the nearest neighbor interpolation)
 - Bilinear interpolation
- Texture swizzling storage option – for the highest speed texture rendering
- Clamp to edge texture rendering
- Supports 32bpp (True Color 24-bit with alpha channel) bitmap pixel memory layout
- Configurable registers interface compliant to the CoreConnect OPB, PLBv46 bus or AMBA AXI4-Lite interface specifications
- Configurable memory interface (32 or 64 bits) compliant to CoreConnect™ PLBv46 bus, AMBA AXI4 interface or :Xylon logiMEM XMB interface specifications
- IP core configuration through VHDL parameterization enables features vs. slice consumption tunings
- Prepared for Xilinx Platform Studio (XPS) and the EDK

More info: <http://www.logicbricks.com/Products/logiBMP.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logiBMP_hds.pdf

2.3.4 logi3D Scalable 3D Graphic Accelerator



The logi3D Scalable 3D Graphics Accelerator IP core is a 3D Graphics Processing Unit (GPU) IP core developed for embedded systems based on the Xilinx Zynq-7000 All Programmable SoC.

The IP is designed to support the OpenGL ES 1.1 API specifications - a royalty-free, cross-platform API for full-function 2D and 3D graphics on embedded systems - including consoles, phones, appliances and vehicles.

- Graphics Accelerator IP designed to support the OpenGL® ES 1.1 API (Common Profile)
- Conformant to the AMBA® AXI4 bus specifications from ARM®
- Compatible with popular operating systems
- FPGA resource-effective 3D acceleration
- ARM Cortex™ -A9 CPU Core with NEON™ runs the geometry engine and optimizes the IP's size
- The logi3D can be used with different CPUs
- Hardware implemented 3D graphics algorithms:
 - Occlusion culling
 - Gouraud shading
 - MIP-MAP level of the texture per pixel
 - Texture filtering: point sampling, bilinear filtering and trilinear filtering
 - Fog function per vertex
 - Alpha Blending
 - Full Screen Antialiasing
- Parametrical VHDL design that allows tuning of slice consumption and features set

More info: <http://www.logicbricks.com/Products/logi3D.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logi3D_hds.pdf

2.4 logicBRICKS IP Cores for Video Processing

Xylon offers several logicBRICKS IP cores for video processing on Xilinx Zynq-7000 All Programmable SoC and FPGA programmable devices, which can be used as extensions to Xylon 2D and 3D graphics engines, or as key IP cores for video-only embedded applications.

All logicBRICKS IP cores support ARM AMBA AXI4 on-chip bus and can be easily mixed together, or with Xilinx and third-party IP cores.



Removes fish-eye lens distortions and executes programmable transformations on multiple video inputs in a real time. Programmable homographic transformation enable: cropping, resizing, rotating, transiting and arbitrary combinations. Arbitrary non-homographic transformations are supported by programmable Memory Look-Up Tables (MLUT).

More info: <http://www.logicbricks.com/Products/logiVIEW.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logiVIEW_hds.pdf



Enables easy implementation of video frame grabbers. Input video can be decoded, real-time scaled, de-interlaced, cropped, anti-aliased, positioned on the screen, ...

More info: <http://www.logicbricks.com/Products/logiWIN.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logiWIN_hds.pdf



Converts Bayer color coded video inputs into RGB video. Supports all possible Bayer patterns. Supports input resolutions up to 2048x2048. Also supports input video scaling.

More info: <http://www.logicbricks.com/Products/logiBAYER.aspx>

Datasheet: http://www.logicbricks.com/Documentation/Datasheets/IP/logiBAYER_hds.pdf

3 GET AND INSTALL THE REFERENCE DESIGN

Xylon offers several logicBRICKS reference designs for different hardware platforms. Short descriptions of all Xylon logicBRICKS reference designs can be found at:

<http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design.aspx>

A quick access to specific reference design is also possible through the main downloads navigation page: <http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Xylon-Reference-Designs-Navigation-Page.aspx>

Only registered logicBRICKS users can download logicBRICKS reference designs. Unregistered users will be re-directed to the User Login page. The download link is automatically sent by an e-mail, which means that the registration process requires an access to the e-mail account.

Xylon reference logicBRICKS designs can be downloaded as self-extracting installers compatible with Microsoft Windows operating systems, or as a cross-platform Java JAR self-extracting installer.

3.1 Registration Process

Registration is very quick and simple. If you experience any troubles during the registration process, please contact Xylon Technical Support Service – support@logicbricks.com.




Figure 4: Registration Process – Step 1

Step 1

If you are the registered logicBRICKS user, please type-in your Username and Password. Unregistered users should click on the Register button, which will open the registration form.



Figure 5: Registration Process – Step 2

Step 2

Unregistered users should fill-in the registration form from the Figure 5. Please take care on required form's fields. Your Username is an actual e-mail account used for communication with Xylon logicBRICKS. Xylon accepts only valid company e-mail accounts.




Figure 6: Registration Process – Step 3

Step 3

As soon as your registration form gets accepted by Xylon, you get a confirmation message. Please check your e-mail to find a link that activates your logicBRICKS account. If you do not get the confirmation message in several minutes, please contact Xylon support.




Figure 7: Registration Process – Step 4

Step 4

Click on the logicBRICKS web account activation link in the received e-mail, and you will get the confirmation status message. Please login to proceed.




Figure 8: Registration Process – Step 5

Step 5

As soon as you select an appropriate logicBRICKS reference design and installer for your operating system from the Downloads Navigation Page (link below), you will get an e-mail with the download link for the selected reference design installation.

<http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Xylon-Reference-Designs-Navigation-Page.aspx>

3.2 Installation Process

Installation process is quick and easy. Start the self-extracting installer (JAR or EXE). At the beginning, you will be requested to accept two evaluation licenses – Figure 9 and Figure 10.

For installation in Linux OS, please follow instructions:

<http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Xylon-Reference-Designs-Linux-Installation.aspx>.

If you agree with the conditions from the evaluation licenses, click NEXT and select the installation path for your logicBRICKS reference design – Figure 11.

The installation process takes several minutes. It generates the directory structure described in the chapter 3.3 Directory Structure.




Figure 9: Installation Process – Step 1




Figure 10: Installation Process – Step 2




Figure 11: Installation Process – Step 3




Figure 12: Installation Process – Step 4




Figure 13: Installation Process – Step 5

3.3 Directory Structure

Figure 14 gives a top level view of the directories and files included with the logiREF-ZGPU reference design for the ZC702 Board development kit. Table 1 provides quick explanations of directories' purpose.

Please use the `start.html` file located in the installation root directory as a jump-start navigation page for exploring the reference design.




Figure 14: Directory Structure

Directory		Purpose
Installation Root		This directory contains the START.HTML page – the jump-start navigation page through the reference design.
EDK_2D3D_HDMI		This directory contains the complete XPS project
	Design files	XPS files – use the hp069ad_2d3d_hdmi.xmp file to open the XPS project
	Design directories	XPS project related directories.
Hardware		
	Drivers	Standalone (bare-metal) drivers for logicBRICKS IP cores with documentation and examples
	Pcores	Evaluation logicBRICKS IP cores. IP cores' User's Manuals are stored in doc subdirectories.
	SW_services	xyl_oslib Xylon OS abstraction library for Xilinx Xilkernel embedded kernel – use in standalone (non-OS) applications
Software		
	DirectFB	Xylon DirectFB driver for 2D acceleration
	dts	Linux device tree configuration file
	FrameBuffer	Patch containing the Xylon framebuffer driver and instructions
	makeBin	Utility script for creating boot.bin file
	Ready_for_download	Prepared binaries ready for download
	SDKworkspace	Xilinx SDK workspace folder for building bare-metal applications
	Zc702_board_init	Bare-metal application for the initialization of the board

Table 1: Explanation of Directories in logiREF-ZGPU Reference Design

4 GETTING LOGICBRICKS EVALUATION LICENSES

The following pages describe the procedure for getting and licensing evaluation logicBRICKS IP cores that takes several minutes to complete. If you experience any troubles during this process, please contact Xylon Technical Support Service – support@logicbricks.com.

You must be logged in to the Xylon website using your logicBRICKS user name and password to get an access to evaluation logicBRICKS IP cores. Unregistered users will be re-directed to the User Login page. Chapter 3.1 Registration Process explains this simple registration procedure.

Step 1 – Logged in users get the “My logicBRICKS” tab in the main www.logicbricks.com navigation menu. Click on it, and you will be directed to your main web page for communication with Xylon logicBRICKS – Figure 15. Please select the “Request Eval IP Core” tab in the left menu.




Figure 15: Step 1 – My logicBRICKS Navigation Page

Step 2 - Select the evaluation logicBRICKS IP core and click on “Obtain evaluation license key” link – Figure 16. If you are entitled to get the evaluation logicBRICKS IP core, you will be immediately asked (Figure 19) your Ethernet MAC ID number or Sun Host ID – as described in the Step 3.

If the evaluation logicBRICKS IP cores’ list looks differently from the one shown on Figure 16, for example as the list presented by the Figure 17, please fill in and submit the request form (Figure 18), and allow us some time to process your request. Scroll down to get to the request form.




Figure 16: Step 2 – Selecting logicBRICKS IP Core for Licensing




Figure 17: Step 2 – A List of Already Activated logicBRICKS IP Licenses




Figure 18: Step 1 - Licensing logicBRICKS Evaluation IP Cores

Step 3 - Evaluation logicBRICKS IP licenses are tied to your Ethernet MAC address or Sun Host ID (Figure 19), and can be used on a single working station only. Fill in this address and click on the **“Request License Key”** button. You should get the confirmation message – Figure 20. If you do not get the confirmation message, please contact Xylon technical support – support@logicbricks.com.




Figure 19: Step 3 - Licensing logicBRICKS Evaluation IP Cores



Figure 20: Step 3 – Confirmation Message

Step 4 - You will get an e-mail with the license key (file) and full instructions for setting up the license key and downloading the logicBRICKS IP core. Please follow the provided instructions.




Figure 21: Step 4 – E-mail with logicBRICKS License and Download Instructions

5 LOGIREF-ZGPU DESIGN

The logiREF-ZGPU is the pre-verified Xylon's reference design that showcases logicBRICKS 2D and 3D graphics accelerators and display controller IP cores. Designers can use the provided evaluation logicBRICKS IP cores to quickly customize and build a working graphics engine for their Zynq-7000 AP SoC design through an easy plug-and-play Xilinx Platform Studio (XPS) design flow; from small and efficient display control that uses just a fraction of programmable logic in the smallest Z-7010 Zynq-7000 device, up to the full 3D accelerator graphics engine.

Hardware designers that are familiar with Xilinx design tools can immediately start designing with logicBRICKS. An easy to use XPS GUI interface enables a user-friendly (IP drag and drop) design of complex embedded systems with no need for HDL coding. Additionally, the XPS GUI allows IP tuning of slice consumptions and feature sets definitions.

Provided software drivers include standard Linux FrameBuffer driver, Direct Frame Buffer (DirectFB) graphics library and OpenGL ES 1.1 API. Standard software drivers enable software developers to work fast and efficiently with popular graphic libraries, widget toolkits and familiar development tools. Xylon also supplies bare-metal software drivers for non-OS use.




Figure 22: logiREF-ZGPU Reference FPGA Block Diagram

(Clock Generator Module and other utility IP cores are not shown)

Figure 22 shows the simplified block diagram of the logiREF-ZGPU reference design. Design clocking structures are not shown. Please read the paragraph 6. Video Output Clocking and explore the design files to understand the clocking structure.

Graphics features like bitmaps operations, alpha blending, overlays, rotations, scaling, LCD display control, 3D rendering, etc., are supported by four separated logicBRICKS IP cores.

The logiCVC-ML Compact Multilayer Video Controller IP core is an advanced display graphics controller for LCD and CRT displays, which enables an easy video and graphics integration into embedded systems based on Xilinx programmable technology. Though its main function is to provide flexible display control, it also includes a level of hardware acceleration: alpha blendings, panning, buffering of multiple frames, etc. The logiCVC-ML IP core can directly drive a common PC monitor through the ADV7511 - High-Definition Multimedia Interface (HDMI®) transmitter available on the ZC702 Board.

The logiREF-ZGPU GPU reference design includes two 2D graphics accelerators to off-load ARM® dual-core Cortex™-A9 MPCore™ processing system and increase graphics performance. The logiBITBLT Bit Block Transfer IP core supports fast copying, moving, alpha blending, and Porter & Duff compositing operations between different graphics objects. The 2D graphics acceleration is further expanded by the logiBMP Bitmap 2.5D Graphics Accelerator IP core that supports very complex bitmap operations like texture renderings, picture filtering, up and down scaling, and bitmap rotating.

For 3D graphic acceleration there is the logi3D Scalable 3D Graphics Accelerator IP Core designed to support the OpenGL ES 1.1 API - a royalty-free, cross-platform API for full-function 2D and 3D graphics on embedded systems - including consoles, phones, appliances and vehicles.

The memory subsystem is an essential part of any graphics based system. It must ensure enough storage space for GUI elements and application code and a fast interface to assure enough memory bandwidth for a flicker-free display output. The ZC702 Board includes four 8-bit DDR3 memories connected as one 1GB 32-bit memory module. The memory is connected to the hard memory controller in the Zynq-7000 AP SoC Processor Subsystem (PS).

5.1 Design Customization

The provided reference design can be customized in different ways. Please note that any changes in the provided reference design require evaluation IP licenses for logicBRICKS IP cores. The licensing process is described in the paragraph 4, Getting logicBRICKS Evaluation Licenses.

Possible design changes include:

- Change logicBRICKS IP settings, i.e. change number of graphics layers controlled by the logiCVC-ML display controller IP core
- Remove some logicBRICKS IP cores, i.e. remove all graphics accelerators and use only the logiCVC-ML display controller IP core, or remove the 3D acceleration and work with the 2D graphics only, etc.
- Add more instances of logicBRICKS IP cores, i.e. add second logiCVC-ML IP core and drive two displays with different graphics content

- Add your own or third-party IP cores to various combinations of logicBRICKS IP cores
- ...




Figure 23: A Minimal Zynq-7000 AP SoC Display Controller

Figure 23 shows an example architecture featuring only the logiCVC-ML display controller IP core. Such a configuration provides no graphics acceleration in the programmable logic and all graphic contents must be fully drawn by the Processing System (PS). The consumption of programmable logic resources is minimal. The Figure 23 shows a clocking structure detail – please see the paragraph 6. Video Output Clocking.

5.2 Memory Layout




Figure 24: logiREF-ZGPU Memory Layout

Table 1: logicBRICKS IP cores' Memory Addressing

IP Core	Memory Access [MB]	Memory Stride [pixels]	Display Memory [HxV pixels]
logiCVC	768 – 1023	2048	up to 1920x1080
logiBITBLT	0 – 1023	2048	-
logiBMP	768 – 1023	2048	-
logi3D	768 – 1023	2048	-

5.3 Restoring Zynq-7000 Design from Xylon Deliverables

Xylon provides all necessary design files for full Xilinx Platform Studio project restore. Currently used implementation tools are Xilinx ISE 14.2 implementation tools.

The `hp069ac_2d3d_hdmi.xmp` file from your installation folder is the Xilinx Platform Studio Project file that opens the project. Open this file with the XPS and explore the design – Figure 25.

In order to re-implement or change the provided reference design, please go to Xylon's web site www.logicbricks.com and acquire evaluation licenses for the logicBRICKS IP cores (see paragraph 4, Getting logicBRICKS Evaluation Licenses).




Figure 25: XPS System Assembly View – logiREF-ZGPU project

To access logicBRICKS IP cores' user's manuals, double-click on the specific IP core's icon to open the XPS GUI, and click on the PDF icon to open the document.

logicBRICKS User's Manuals contain all necessary information about the IP cores' features, architecture, registers, modes of operation, etc.

6 VIDEO OUTPUT CLOCKING

Xylon's standard logiCVC-ML Compact Multilayer Video Controller IP core supports display resolutions up to 2048 x 2048. For information about support for higher display resolutions, please contact Xylon at info@logicbricks.com.

The logiREF-ZGPU reference design demonstrates the logiCVC-ML IP core implemented in Zynq-7000 AP SoC programmable logic. The logiCVC-ML display controller drives inputs into an Analog Devices ADV7511 HDMI Transmitter, which provides a digital video interface to the ZC702 Board. This 225MHz transmitter is HDMI 1.4- and DVI 1.0-compatible supporting 1080p60 with 16-bit, YCbCr, 4:2:2 mode color. ADV7511 HDMI Transmitter driver is integrated with the Xylon Framebuffer driver for the Linux OS. ADV7511 HDMI Transmitter driver is also provided for the bare-metal applications see the `zc702_board_init` application.

Xylon logicBRICKS IP cores and provided software can be used in many different hardware setups, and with many different display types. Therefore, in order to be able to fully utilize the graphics provided with the reference design for the ZC702 Board and to properly use logicBRICKS products in other hardware setups, designers should understand the video clocking scheme implemented in the logiREF-ZGPU reference design.

6.1 logiCVC-ML - Standard Display Resolutions and Pixel Clock

For full information about setting up the display interface controlled by the logiCVC-ML Compact Multilayer Video Controller IP core, please refer to the IP core's User's Manual. This chapter focuses on the pixel clock generation and control, since it depends on the overall system's architecture to a great extent.

Table 3 shows required pixel clock's frequencies for several popular display resolutions. Properly implemented display interface must respect the expected display signals' timings, which are based on the requested pixel clock. Wrong pixel clock causes wrong timings on the display interface and, as a consequence, wrong or missing picture on the display. It is visible from the table that graphic controller must be able to source different pixel clocks in order to support multiple display resolutions.

Resolution (@60Hz)	Pixel Clock (MHz)
VGA (640x480)	25.25
480p (720x480)	27
WVGA (854x480)	32
SVGA (800x600)	40
XGA (1024x768)	65
WXGA (1280x768)	68.25
HD 720p (1280x720)	74.25
HD 1080i (1920x1080)	74.25
SXGA (1280x1024)	108
HD1080p (1920x1080)	148.5

Table 3: Pixel Clock - Common Video Resolutions

The logiCVC-ML internal structure is shown on the block diagram on Figure 26. The VCLK clock signal controls all circuits inside the logiCVC-ML IP core, except the video memory subsystem (PLB, XMB or AXI4) related circuits and registers (OPB, PLB or AXI4). The VCLK clock signal frequency should be set according to the video display resolution.

The pixel clock output, PIX_CLK is proportional to the VCLK clock input and to control bits in the DTYPE and CTRL registers (please refer to the logiCVC-ML User's Manual, Chapter 10.2 Register Description).

A special clock module is requested outside of the logiCVC-ML IP core to support the functionality of adjustable PIX_CLK clock frequencies (changeable display resolutions). In this reference design external programmable PLL SI570 is in use. For more details please refer to [si570.pdf](#).




Figure 26: logiCVC-ML Architecture

6.2 Linux Frame Buffer – Changing Display Resolutions

Linux Framebuffer is a standard Linux driver that abstracts the graphics hardware and allows application software to access it through a well-defined interface. Software designers can use it with no need to know anything about the underlying hardware (IP cores) in Xilinx Zynq-7000 EPP or FPGA device.

The Linux Framebuffer delivered with the logiREF-ZGPU reference design is adopted by Xylon to fully support the logiCVC-ML display controller IP core.

Xylon framebuffer driver is located on Xilinx git server. Latest framebuffer driver version is provided in this installation, for instructions see [logiREF-ZGPU Installation](#)
Root/software/framebuffer/readme.txt

Note that Xylon provides Device Tree Source .dts file with IP core configuration information specific to this referent design. When using the Linux kernel with this referent design user must use the Xylon dts/dtb files, located in the [logiREF-ZGPU Installation](#) Root/software/dts directory, instead of the ones provided by Xilinx. Figure 27 shows an excerpt from Xylon .dts file with commented explanations of the DTS structure.

```
xylon-video-params {
    pixel-data-invert = <0>;
    pixel-clock-active-high = <1>;
    pixel-component-format = "ARGB";
    pixel-component-layer = <0>,<1>,<2>;

    /* index of logiCVC layer that will be used by the Linux console*/
    active-layer = <3>;

    /*Standard video mode (see /etc/fbmodes) can be selected here e.g. 640x480
       Also custom (dts) video mode can be selected here but it must be specified below.
       NOTE: When custom mode has the same name as standard mode then
       Custom mode prevails */
    videomode = "1024x768"; /* default video mode selection – standard mode used */
    /* videomode = "800x480_TM050RBH01"; /* default video mode selection – custom mode used

    /* custom (dts) video mode definition – defined by the user if required */
    800x480_TM050RBH01 {
        name = "800x480_TM050RBH01";
        refresh = <60>;
        xres = <800>;
        yres = <480>;
        pixclock-khz = <30000>;
        left-margin = <40>;
        right-margin = <40>;
        upper-margin = <29>;
        lower-margin = <13>;
        hsync-len = <48>;
        vsync-len = <3>;
        sync = <0>;
        vmode = <0>;
    };

    /* NOTE: multiple custom(dts) video modes can be defined here*/
};
```

Figure 27: Video Mode Definitions – An Excerpt from the Linux .dts

7 QUICK START

7.1 Required Hardware

A full evaluation of the provided reference design requires:

- ZC702 development kit*
- HDMI or HDMI to DVI video cable (for 1024x768 capable monitor)
- SD card (min 256MB)
- A keyboard (USB Micro-B cable), or a control serial link (USB Uart or Ethernet) between PC and the ZC702 Board

- **optional:** USB Micro-B cable, USB hub, mouse and keyboard
- **optional:** MINI USB cable for debug UART
- **optional:** Ethernet cable for Telnet connection
- **optional:** Xilinx JTAG Parallel cable USB for standalone application development

* The reference design has been tested on the ZC702, Rev B

7.2 Xilinx Development Software

The logiREF-ZGPU reference design and Xylon logicBRICKS IP cores are fully compatible with Xilinx development tools – Xilinx Design Suite 14.2. Future design releases shall be synchronized with the newest Xilinx development tools.

Licensed users of Xilinx tools can use their existing software installation for the logiREF-ZGPU evaluation. Suitable ISE Design Suite versions are: Embedded and System Edition.

7.3 Set Up Linux System Software Development Tools

A set of ARM GNU tools are required to build the Linux software and applications. The complete tool chain for the Zynq-7000 All Programmable SoC can be obtained from the Xilinx ARM GNU Tools wiki page: <http://wiki.xilinx.com/zynq-tools>. Access to tools requires a valid, registered Xilinx user login name and password.

7.4 Set Up git Tools

Git is a free Source Code Management (SCM) tool for managing distributed version control and collaborative development of software. It provides the developer a local copy of the entire development project files and the very latest changes to the software.

Visit <http://wiki.xilinx.com/using-git> to get instructions how to use Xilinx git.

7.5 Set Up the ZC702 Board for Use with Precompiled Linux Demos from the SD Card

Xylon provides Linux, DirectFB and 3D demo binaries in the `software/ready-for-download/linux_sd` folder. If you want to run prepared demos, copy the content of the `SD_2D3D_HDMI` directory to the root directory on the FAT32 formatted SD card.

For the most comfortable work with the precompiled Linux Demos, Xylon recommends use of a keyboard and a mouse connected through an USB hub to the ZC702 Board.

Set up your ZC702 Board as shown on the Figure 28:

- set the jumpers identically to the settings shown on the figure
- connect power supply, serial cable to the USB UART (optional), mouse and keyboard to the USB (OTG), Ethernet cable, HDMI cable
- plug in the SD card

Jumpers settings for the SD boot mode:

Board rev B.

Jumper	Setting
J21	2-3
J20	2-3
J22	1-2
J25	1-2
J26	2-3

Board rev D.

SW16	Setting
1	UP
2	DOWN
3	DOWN
4	UP
5	UP

Table 3: Jumpers Set Up for Booting from the SD Card




Figure 28: The ZC702 Board (Rev B) Setup for the logicBRICKS Reference Design

For full explanation of the ZC702's features and settings, please check the documentation Xilinx [UG926](#).

7.6 Running Precompiled Demos from the SD Card Image

To quickly start precompiled Linux demos, make sure that you have the SD card with the precompiled image plugged in the board's slot, and all jumpers setup as described in the paragraph 7.5.

To control precompiled demos, you can:

- use the keyboard connected to the micro-USB port and write commands directly to the screen console
- use serial terminal program (baud rate 115,200) and USB UART connection to the ZC702 Board
- use telnet connection (IP address: 192.168.0.77) and Ethernet connection with the ZC702 Board

7.6.1 Running 3D Demo Apps

In the screen console, type in:

```
cd mnt
```

```
. run3d.sh
```

These commands start the demo. Control demos by keys A or D (left-right), E (select), and Q (quit). In some demos you can also use keys W, X, R and F. If you control the demo through the serial, or the Ethernet communication link, press ENTER after each key. CTRL+C key combination stops the demo.

7.6.2 Running 2D Demo Apps

In the screen console, type in:

```
cd mnt
. startdfb.sh
./df_texture #control with the mouse, quit with 'Esc' not with CTRL-C
./df_knuckles #control with the mouse, quit with 'Esc' not with CTRL-C
./df_andi #control with the keyboard, quit with 'Esc' not with CTRL-C
./df_dok # quit with 'Esc' not with CTRL-C, observe CPU usage
results!
# run some other DirectFB demos ...
```

8 SOFTWARE DOCUMENTATION

Please use the `start.html` file (section 4. Software documentation), or open directly `/software/readme.html` file to find relevant documentation for using logiREF-ZGPU software deliverables. This file contains links to software documents and instructions related to:

- Standalone (Bare-Metal) software
- Linux software

8.1 Software Instructions – Standalone Software

- FSBL instructions
- Standalone software drivers (code and documentation) and examples
- `Zc702_board_init` application, HDMI initialization and pixel clock setting
- Building standalone applications
- Running standalone applications with the ZC702 Board setup for standalone applications

8.2 Software Instructions – Linux Software

Xylon provides Linux frame buffer driver, DirectFB driver and OpenGL ES 1.1 library/driver for Linux. Zynq toolchain, Linux kernel and file system used for development and demonstrations of Xylon drivers are provisions of Xylon.

- Xylon frame buffer driver; Linux kernel building instructions, and DTS files
- Xylon DirectFB driver; general information and building instructions
- Xylon 3D graphics acceleration library; binaries, instructions for building 3D applications, code examples
- Running Linux applications with the ZC702 Board setup for the precompiled SD card image

9 REVISION HISTORY

Version	Date	Author	Approved by	Note
1.00.a	June 15, 2012	Z. Šafaržik		Initial
1.01.a	October 5, 2012	Z. Šafaržik, G. Galić, G. Pantar		Updated chapter: "Introduction" Added chapters: "Get and Install the Reference Design" "Getting logicBRICKS Evaluation Licenses" "Video Output Clocking" "Quick Start" "Software Documentation"