
IogiREF-ZGPU-ZC702

Xylon logicBRICKS[™] Graphics Processing Unit (GPU) Reference Design for Xilinx[®] Zynq[®]-7000 All Programmable SoC based ZC702 Evaluation Kit



Version: 2.02.a

logiREF-ZGPU-ZC702_v2_02_a.docx







April 8th, 2015

Version: v2.02.a



Designed by XYLON

All rights reserved. This manual may not be reproduced or utilized without the prior written permission issued by Xylon.

Copyright © Xylon d.o.o. logicBRICKS[™] is a registered Xylon trademark.

All other trademarks and registered trademarks are the property of their respective owners.

This publication has been carefully checked for accuracy. However, Xylon does not assume any responsibility for the contents or use of any product described herein. Xylon reserves the right to make any changes to product without further notice. Our customers should ensure to take appropriate action so that their use of our products does not infringe upon any patents.

<mark>logic</mark>BRICKS[™]

Designed by XYLON

logiREF-ZGPU-ZC702 GPU Reference Design User's Manual



April 8th, 2015

Version: v2.02.a

1	INTRODUCTION	5
	1.1 DESIGN DELIVERABLES	6
	1.1.1 Hardware Design Files	
	1.1.2 Software	
	1.1.3 Binaries	-
	1.2 USAGE MODES1.2.1 Quick Evaluation with no HW and/or SW Changes	
	1.2.2 Develop Standalone and Linux Software, no HW Changes	
	1.2.3 Full GPU Customization, HW and SW Changes	
	1.3 XILINX DEVELOPMENT SOFTWARE	
	1.4 GRAPHICS DEMO PREVIEW	8
2	LOGICBRICKS IP CORES	9
	2.1 ABOUT LOGICBRICKS IP LIBRARY	
	2.2 EVALUATION LOGICBRICKS IP CORES	
	2.3 LOGICBRICKS IP CORES USED IN THIS DESIGN	
	2.3.1 logiCVC-ML Compact Multilayer Video Controller	11
	2.3.2 logiBITBLT Bit Block Transfer 2D Graphics Accelerator	12
	 2.3.3 logi3D Scalable 3D Graphic Accelerator 2.3.4 logiCLK Programmable Clock Generator 	
	2.4 LOGICBRICKS IP CORES FOR VIDEO PROCESSING	
3		
-	3.1 REGISTRATION PROCESS	
	3.2 INSTALLATION PROCESS	-
	3.2.1 Filesystem Permissions of the Installed Directory (Windows 7)	
	3.3 DIRECTORY STRUCTURE	
4	GETTING LOGICBRICKS EVALUATION LICENSES	22
5	LOGIREF-ZGPU-ZC702 DESIGN	25
	5.1 DESIGN CUSTOMIZATION	26
	5.2 MEMORY LAYOUT	
	5.3 RESTORING ZYNQ-7000 DESIGN FROM XYLON DELIVERABLES	29
6	VIDEO OUTPUT CLOCKING	30
	6.1 LOGICVC-ML – STANDARD DISPLAY RESOLUTIONS AND PIXEL CLOCK	30
	6.2 UTILITY CLOCK MODULE	31
	6.3 LINUX FRAMEBUFFER – CHANGING DISPLAY RESOLUTIONS	
7	QUICK START	34
	7.1 REQUIRED HARDWARE	34
	7.2 SET UP THE ZC702 FOR USE WITH PRECOMPILED LINUX DEMOS FROM THE SD CARD	
	7.3 RUNNING PRECOMPILED DEMOS FROM THE SD CARD IMAGE	36
	7.3.1 BootUp Menu	37
	7.3.2 Running 3D Demo Apps	
	7.3.3 Running QT Demo Apps	
	7.4 CHANGE THE DEMO APPLICATIONS OR DESIGN NEW APPLICATIONS FROM SCRATCH	38
	7.4 CHANGE THE DEMO APPLICATIONS OR DESIGN NEW APPLICATIONS FROM SCRATCH	38 38
	 7.4 CHANGE THE DEMO APPLICATIONS OR DESIGN NEW APPLICATIONS FROM SCRATCH	38 38 38
8	7.4 CHANGE THE DEMO APPLICATIONS OR DESIGN NEW APPLICATIONS FROM SCRATCH	38 38 38 39

BRICKS TM	logiREF-ZGPU-ZC702 GPU Reference Design User's Manual	Xylon	
¹ , 2015		Version: v2.02.a	
	, 2015 Software Instruction	BKILIKS Reference Design by XYLON User's Manual	





April 8th, 2015

1 INTRODUCTION

Xylon's logicBRICKS library of IP cores optimized for Xilinx All Programmable devices includes several graphics logicBRICKS IP cores for full range implementation of 2D and 3D Graphics Processing Units (GPU) on Xilinx Zynq-7000 All Programmable SoC and FPGAs. This user's manual describes Xylon's logiREF-ZGPU-ZC702 2D and 3D GPU reference design for Xilinx ZC702 Evaluation Kit. This free and pre-verified logicBRICKS reference design includes evaluation logicBRICKS IP cores and hardware design files prepared for Xilinx Vivado[®] Design Suite. It also includes the complete Linux OS image, software drivers, demo applications and documentation.

The offered evaluation hardware design is customizable. logicBRICKS IP cores can be setup through Vivado IP Integrator (IPI) to support only required graphics features required by the application; from small and efficient display control that uses just a fraction of programmable logic in the smallest Z-7010 Zynq-7000 AP SoC device, up to the full 3D accelerated graphics engine.

The provided software drivers and libraries include standard Linux Framebuffer driver, Qt application framework and OpenGL[®] ES 1.1² API.

Standard software drivers enable software developers to work fast and efficiently with popular graphic libraries, widget toolkits and familiar development tools. Xylon also supplies bare-metal software drivers for non-OS use.

Aside from the logicBRICKS software support for the Linux OS; Xylon also provides software drivers for other popular operating systems running on the Zynq-7000 AP SoC: Android[™], QNX[®] and Microsoft[®] Windows[®] Embedded Compact. A number of Xilinx partners who provide BSPs (Board Support Package) for different operating systems support Xylon logicBRICKS IP cores for graphics. To learn more about the available software support, please visit: http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/OS-IP-Core-Support.aspx.



Figure 1: Xilinx ZC702 Development Kit Running 3D Graphics

(Video clip: http://www.logicbricks.com/Archive/logi3D-Zynq-ZC702.aspx)





April 8th, 2015

1.1 Design Deliverables

1.1.1 Hardware Design Files

- Configuration bitstream file for the programmable logic and the SDK export of the reference design that allows immediate start and software changes
- ZC702 reference design¹ prepared for the Vivado Design Suite
- Xylon evaluation logicBRICKS IP cores:
 - logiCVC-ML Compact Multilayer Video Controller
 - logiBITBLT Bit Block Transfer 2D Graphics Accelerator
 - logi3D Scalable 3D Graphics Accelerator
 - logiCLK Programmable Clock Generator

1.1.2 Software

- logicBRICKS standalone (bare-metal drivers) with driver examples
- Zynq FSBL sources and the Xilinx SDK project custom version for standalone applications
- Linux Framebuffer driver for the logiCVC-ML IP core (display controller IP core)
- Qt5 XylonQPA plugin for 2D hardware acceleration (logiBITBLT 2D graphics accelerator IP core)
- HMI demo application that uses Qt application framework for GUI capabilities
- logi3D example sources and binaries (OpenGL ES 1.1² library for the logi3D IP core may be provided on request)

1.1.3 Binaries

- Precompiled SD Card image for the fastest demo startup
- First Stage Bootloader (FSBL)
- Standalone logiCVC-ML and logiBITBLT examples
- Linux binaries:
 - uboot, devicetree (dtb), root file system (uramdisk)
 - uImage kernel with the Framebuffer driver for the logiCVC-ML IP core
 - OpenGL ES 1.1 simple example and Xylon 3D demo

1.2 Usage Modes

The logiREF-ZGPU-ZC702 reference design can be used in different ways, which are listed in this paragraph and thoroughly explained throughout this document.

¹ Delivery is optional

² Product is based on a published Khronos specification, and is expected to pass the Khronos Conformance Testing Process. Current conformance status can be found at <u>www.khronos.org/conformance</u>.

logic BRICKS

IogiREF-ZGPU-ZC702 GPU Reference Design User's Manual



April 8th, 2015

Version: v2.02.a

1.2.1 Quick Evaluation with no HW and/or SW Changes

- Download and install the logiREF-ZGPU-ZC702 reference design (chapter 3 GET AND INSTALL THE REFERENCE DESIGN)
- Setup the demo hardware and use the provided SD card image to run precompiled demo applications (paragraph 7.2 Set Up the ZC702 for Use with Precompiled Linux Demos from the SD Card)

1.2.2 Develop Standalone and Linux Software, no HW Changes

- Download and install the logiREF-ZGPU-ZC702 reference design (chapter 3 GET AND INSTALL THE REFERENCE DESIGN)
- Setup the demo hardware (paragraph 7.2 Set Up the ZC702 for Use with Precompiled Linux Demos from the SD Card)
- Use the provided Zynq-7000 AP SoC as it is (binaries)
- Follow instructions for working with logicBRICKS standalone (bare-metal) or Linux drivers (please get the full instructions in the *start.html* file from your installation root directory)
- Develop software applications prior to the availability of the actual target system

1.2.3 Full GPU Customization, HW and SW Changes

- Download and install the logiREF-ZGPU-ZC702 reference design (chapter 3 GET AND INSTALL THE REFERENCE DESIGN)
- Setup the demo hardware (paragraph 7.2 Set Up the ZC702 for Use with Precompiled Linux Demos from the SD Card)
- Obtain logicBRICKS evaluation licenses from Xylon (chapter 4 GETTING LOGICBRICKS EVALUATION LICENSES)
- Use the provided Zynq-7000 AP SoC to add or remove more logicBRICKS IP cores and/or third-party IP cores, or to change logicBRICKS IP settings through the GUI
- Implement new Zynq-7000 AP SoC design
- Develop software by following instructions listed in the start.html file from your installation root directory

1.3 Xilinx Development Software

The logiREF-ZGPU-ZC702 reference design and Xylon logicBRICKS IP cores are fully compatible with Vivado Design Suite 2014.4. Future design releases shall be synchronized with the newest Xilinx development tools.

Licensed users of the Xilinx tools can use their existing software installation for the logiREF-ZGPU-ZC702 evaluation.

LOGIC BRICKS	logiREF-ZGPU-ZC702 GPU Reference Design User's Manual
April 8 th 2015	



April 8¹¹, 2015

Version: v2.02.a

1.4 Graphics Demo Preview

Please check Xylon's Video Gallery web pages (http://www.logicbricks.com/logicBRICKS-IP-Library/Video-Galleries/logicBRICKS-Demos-Xilinx-ZC702-Video-Clip.aspx) to preview the graphics demo applications provided with the logiREF-ZGPU-ZC702 installation for your ZC702 development kit.



Figure 2: Screenshots from Some Demos Provided with the Reference Design





April 8th, 2015

Version: v2.02.a

2 LOGICBRICKS IP CORES

2.1 About logicBRICKS IP Library

Xylon's logicBRICKS IP core library provides IP cores optimized for Xilinx FPGAs and Zynq-7000 All Programmable SoC. logicBRICKS IP cores shorten development time and enable fast design of complex embedded systems based on Xilinx programmable devices.

The key features of the logicBRICKS IP cores are:

- Compatibility with the Xilinx Vivado and ISE Design Suites logicBRICKS can be used in same ways as Xilinx IP cores and require no skills beyond general tools knowledge.
 logicBRICKS users can setup IP core feature sets and programmable logic utilization through Xilinx implementation tools' Graphical User Interface (GUI).
- Each logicBRICKS IP core comes with the extensive documentation, reference design examples and can be evaluated on reference hardware platforms. Xylon provides evaluation logicBRICKS IP cores to enable risk-free evaluation prior to purchase.
- Broad software support from bare-metal software drivers to standard software drivers for different operating systems (OS). Standard software support allows graphics designers and software developers to use logicBRICKS in a familiar and comfortable way.
- Xylon assures skilled technical support.

Search: Q					
Name	<u>^1</u>				
Name		AXI4	Status	License	VLNV
🖃 🗁 Allianc	e Partners				
🖻 🗁 Xyl	on				
-0-	2D Graphics Accelerator Bit Block Transfer	AXI4	Production	Included	logicbricks.com:logicbricks:logibitblt:5.3
	Audio I2S Transmitter/Receiver	AXI4	Production	Included	logicbricks.com:logicbricks:logii2s:0.0
. – 🕊	Bitmap 2.5D Graphics Accelerator	AXI4	Production	Included	logicbricks.com:logicbricks:logibmp:0.0
	I2C Bus Master Controller	AXI4	Production	Included	logicbricks.com:logicbricks:logii2c:0.0
	Multilayer Video Controller	AXI4	Production	Included	logicbricks.com:logicbricks:logicvc:4.1
	Perspective Transformation and Lens Correction Image Processor	AXI4, AXI4-Stream	Production	Included	logicbricks.com:logicbricks:logiview:0.0
	Scalable 3D Graphics Accelerator	AXI4	Production	Included	logicbricks.com:logicbricks:logi3d:1.5
	SD Card Host Controller	AXI4	Production	Included	logicbricks.com:logicbricks:logisdhc:0.0
	otive & Industrial				
🗄 🗁 AXI In					
🗄 🗁 BaseIF					
🗄 🗁 Basic B					
	unication & Networking				
🗄 🗁 Debug					
🗄 🗁 Digital	Signal Processing				
Digital					
Digital Digital Digital	Signal Processing				
Digital	Signal Processing				
Digital Digital Digital	Signal Processing				
Digital Digital Details	Signal Processing ded Processing				
Digital Digital Details Name:	Signal Processing ded Processing Multilayer Video Controller 4.1 (Rev. 2)				
Details Version: Interfaces:	Signal Processing ded Processing Multilayer Video Controller 4.1 (Rev. 2)	hat enables an easy vid aphics IP core, or as a p Xilinx Vivado IP Integrat be easily adjusted thro on and an example desi	art of larger gra or (IPI) integrate ugh IP drag and gn. Higher resolu	phics systems a ed software so drop IPI interfa tions are availa	along other Xylon logicBRICKS IP cores. lution, and designers familiar with this tool ace. The logiCVC-ML comes readya-to-use
Details Version: Interfaces:	Signal Processing ded Processing Multilayer Video Controller 4.1 (Rev. 2) AXI4 The logiCVC-ML IP core is an advanced display graphic controller t Zynq-7000 AP SoC and FPGAs. It can be used as a standalone gr. The logiCVC-ML is a real plug-and-play. IP core, supported by the can immediately start designing. The IP's size and feature set can and with rich set of deliverables induding SV differ, documentation	hat enables an easy vid aphics IP core, or as a p Xilinx Vivado IP Integrat be easily adjusted thro on and an example desi	art of larger gra or (IPI) integrate ugh IP drag and gn. Higher resolu	phics systems a ed software so drop IPI interfa tions are availa	along other Xylon logicBRICKS IP cores. lution, and designers familiar with this tool ace. The logiCVC-ML comes readya-to-use
Pointal Constants Constants	Signal Processing ded Processing Multilayer Video Controller 4.1 (Rev. 2) AXI4 The logiCVC-ML IP core is an advanced display graphic controller t Zyng-7000 AP SoC and FPGAs. It can be used as a standalone gr. The logiCVC-ML is a real plug-and-play IP core, supported by the can immediately start designing. The IP's size and feature set can and with rich set of deliverables including SV diver, documentatic software drivers for use with Linux, Android and Microsoft Window	hat enables an easy vid aphics IP core, or as a p Xilinx Vivado IP Integrat be easily adjusted thro on and an example desi	art of larger gra or (IPI) integrate ugh IP drag and gn. Higher resolu	phics systems a ed software so drop IPI interfa tions are availa	along other Xylon logicBRICKS IP cores. lution, and designers familiar with this tool ace. The logiCVC-ML comes readya-to-use
Pointal Constants	Signal Processing ded Processing Multilayer Video Controller 4.1 (Rev. 2) AXI4 The logiCVC-ML IP core is an advanced display graphic controller t Zynq-7000 AP SoC and FPGAs. It can be used as a standalone gr. The logiCVC-ML is a real plug-and-play. IP core, supported by the's can immediately start designing. The IP's size and feature set can and with rich set of deliverables including SV diver, documentatic software drivers for use with Linux, Android and Microsoft Window Production	hat enables an easy vid aphics IP core, or as a p Xilinx Vivado IP Integrat be easily adjusted thro on and an example desi	art of larger gra or (IPI) integrate ugh IP drag and gn. Higher resolu	phics systems a ed software so drop IPI interfa tions are availa	along other Xylon logicBRICKS IP cores. lution, and designers familiar with this tool ace. The logiCVC-ML comes readya-to-use
Digital Digital Details Name: Version: Interfaces: Description: Status: License:	Signal Processing ded Processing Multilayer Video Controller 4.1 (Rev. 2) AXI4 The log/CVC-ML IP core is an advanced display graphic controller t Zyna, 7000 AP SoC and FPGAs. It can be used as a standalone gr The log/CVC-ML is a real plug-and-play IP core, supported by the can immediately start designing. The IP's size and feature set can and with rich set of deliverables including SV driver, documentativ software drivers for use with Linux, Android and Microsoft Window Production Included	hat enables an easy vid aphics IP core, or as a p Xilinx Vivado IP Integrat be easily adjusted thro on and an example desi	art of larger gra or (IPI) integrate ugh IP drag and gn. Higher resolu	phics systems a ed software so drop IPI interfa tions are availa	along other Xylon logicBRICKS IP cores. lution, and designers familiar with this tool ace. The logiCVC-ML comes readya-to-use

Figure 3: logicBRICKS IP Cores Imported into the Vivado IP Catalog

LOGIC BRICKS	logiREF-ZGPU-ZC702 GPU Reference Design User's Manual	Xylon
April 8 th , 2015		Version: v2.02.a

* Some of the latest logicBRICKS IP cores are provided in the Vivado compatible version only. Please visit our web site, or contact Xylon to learn more about the tools compatibility of the specific logicBRICKS IP core.

The Figure 3 shows logicBRICKS IP cores imported into Vivado Design Suite, while the Figure 4 shows a typical logicBRICKS IP core's configuration GUI.

Re-customize IP D Graphics Accelerator Bit Block Transfer Documentation D P Location	r (5.3)	
Show disabled ports	Component Name [logbibilt_0 IP core license and version Registers interface Memo Operations Enable 8-bit anti-aliased font expand operations Enable 8-bit anti-aliased font expand operations Enable Color and States and States and States Enable Color aligner atoms Enable Color aligner atoms Enable Color format No Enable Move with ROP in negative direction operations Enable Move mith ROP in negative direction operating Enable Move Mith ROP	·
Bought IP license available		OK Cancel

Figure 4: Example of logicBRICKS IP Configuration GUI

Click on the Documentation icon in the GUI opens the User's Manual of the logicBRICKS IP core!

2.2 Evaluation logicBRICKS IP Cores

Xylon offers free evaluation logicBRICKS IP cores which enable full hardware evaluation:

- Imported into the Xilinx ISE Platform Studio (XPS) and Vivado Design Suite
- IP parameterization through the tool GUI interface
- Bitstream generation
- If you need to simulate logicBRICKS IP cores, please contact Xylon

The logicBRICKS evaluation IP cores are run-time limited and cease to function after some time. Proper operation can be restored by reloading the bitstream. Besides this run-time limitation, there are no other functional differences between the evaluation and fully licensed logicBRICKS IP cores.

Evaluation logicBRICKS IP cores are distributed as parts of the Xylon reference designs: <u>http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design.aspx</u>.





April 8th, 2015

Specific IP cores can be downloaded from Xylon's web shop: <u>http://www.logicbricks.com/Products/IP-Cores.aspx</u>.

2.3 IogicBRICKS IP Cores Used in This Design

2.3.1 logiCVC-ML Compact Multilayer Video Controller



The logiCVC-ML IP core is an advanced display graphics controller for LCD and CRT displays, which enables an easy video and graphics integration into embedded systems with Xilinx Zynq-7000 All Programmable SoC and FPGAs.

This IP core is the cornerstone of all 2D and 3D GPUs. Though its main function is to provide flexible display control, it also includes hardware acceleration functions: three types of alpha blending, panning, buffering of multiple frames, etc.

- Supports all Xilinx FPGA families
- Supports LCD and CRT displays (easily tailored for special display types)
- 64x1 to 2048x2048 display resolutions
- Available SW drivers for: Linux, Android, QNX and Microsoft Windows Embedded Compact OS
- Support for higher display resolutions available on request
- Supports up to 5 layers; the last one configurable as a background layer
- Configurable layers' size, position and offset
- Alpha blending and Color keyed transparency
- Pixel, layer, or Color Lookup Table (CLUT) alpha blending mode can be independently set for each layer
- Packed pixel layer memory organization:
 - o RGB 8bpp, 8bpp using CLUT, 16bpp Hi-color RGB 565 and True-color 24bpp
 - YCbCr 16bpp (4:2:2) and 24bpp (4:4:4)
- Configurable CoreConnectTM PLBv4.6, Xylon XMB or ARM[®] AMBA[®] AXI4 memory interface data width (32, 64 or 128)
- Programmable layer memory base address and stride
- Simple programming due to small number of control registers
- Support for multiple output formats:
 - Parallel display data bus (RGB): 12x2-bit, 15-bit, 16-bit, 18-bit or 24-bit
 - YCbCr 4:4:4 or 4:2:2 output format
 - Digital Video ITU-656: PAL and NTSC
 - LVDS output format: 3 or 4 data pairs plus clock
 - Camera link output format: 4 data pairs plus clock
 - DVI output format
- Supports synchronization to external parallel input
- Versatile and programmable sync signals timing
- Double/triple buffering enables flicker-free reproduction
- Display power-on sequencing control signals
- Parametrical VHDL design that allows tuning of slice consumption and features set





April 8th, 2015

Available for Xilinx Vivado Design Suite and ISE XPS implementation tools

More info: <u>http://www.logicbricks.com/Products/logiCVC-ML.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiCVC-ML_hds.pdf</u>

2.3.2 IogiBITBLT Bit Block Transfer 2D Graphics Accelerator



This 2D graphics accelerator speeds up the most common GUI operations and off-loads the processor. The logiBITBLT transfers graphics objects from one to another part of system's on-screen or off-screen video memory, and performs different operations during transfers, such as ROP2 raster operations, bitmap scaling (stretching) and flipping, Porter & Duff compositing rules or transparency.

- Supports Xilinx Zynq-7000 AP SoC and all Xilinx FPGA families
- Available SW drivers for Linux and Microsoft Windows Embedded Compact OS
- Supports move operations in positive and negative direction
- Supports 16 different ROP2 operations
- Integrated bitmap flipping and optional up/down scaling
- Porter-Duff composition with/without global alpha
- Color-keyed transparency, source and destination
- Anti-aliased 8-bit font expansion
- Pattern fill with 8x8 pixels patterns
- Solid fill with any of the supported color formats
- Supported color formats: RGB8, ARGB8, RGB16, ARGB16, RGB24, and ARGB24
- Control of pixel alpha blending factors
- ARM AMBA AXI4 and AXI4-Lite bus compliant
- Memory layout configurable for big or little endianness
- Available for Xilinx Vivado Design Suite and ISE XPS implementation tools

More info: <u>http://www.logicbricks.com/Products/logiBITBLT.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiBITBLT_hds.pdf</u>

2.3.3 logi3D Scalable 3D Graphic Accelerator



The logi3D Scalable 3D Graphics Accelerator IP core is a 3D Graphics Processing Unit (GPU) IP core developed for embedded systems based on the Xilinx Zynq-7000 All Programmable SoC.

The IP is designed to support the OpenGL ES 1.1 API specifications – a royalty-free, cross-platform API for full-function 2D and 3D graphics on embedded systems – including consoles, phones, appliances and vehicles.

- Graphics Accelerator IP designed to support the OpenGL ES 1.1 API (Common Profile)
- Conformant to the AMBA AXI4 bus specifications from ARM
- Compatible with popular operating systems: Linux, Android and Microsoft Windows Embedded Compact
- FPGA resource-effective 3D acceleration





April 8th, 2015

- ARM Cortex[™] -A9 CPU Core with NEON[™] runs the geometry engine and optimizes the IP's size
- The logi3D can be used with different CPUs
- Hardware implemented 3D graphics algorithms:
 - Occlusion culling
 - Gouraud shading
 - MIP-MAP level of the texture per pixel
 - Texture filtering: point sampling, bilinear filtering and trilinear filtering
 - Fog function per vertex
 - Alpha Blending
 - Full Screen Anti-aliasing
- Parametrical VHDL design that allows tuning of slice consumption and features set
- Available for Xilinx Vivado Design Suite and ISE XPS implementation tools

More info: <u>http://www.logicbricks.com/Products/logi3D.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logi3D_hds.pdf</u>

2.3.4 logiCLK Programmable Clock Generator



The logiCLK is a programmable clock generator IP core featuring twelve independent and fully configurable clock outputs. While six clock outputs can be fixed by generic parameters prior to the implementation, the other six clock outputs can be either fixed by generics or dynamically reconfigured in a working device. The Dynamic Reconfiguration Port (DRP) interface gives system designers the ability to change the clock frequency and other clock parameters while the design is running by mean of a set of PLL registers.

- Supports Xilinx Zynq-7000 All Programmable SoC, 7 series and Spartan[®]-6 FPGAs
- Provides 12 independent clock outputs that can be configured by generic parameters:
 - o 6 outputs can be dynamically configured through the DRP interface
 - 6 outputs can be configured by generics only
- Input clock frequency range (depends on the used device's speed grade):
 - Spartan-6: 19 540 MHz
 - o 7 series: 19 1066 MHz
- Output clocks frequency range:
 - Spartan-6: 3.125 400 MHz
 - o 7 series: 6.25 741 MHz
- Configurable ARM AMBA AXI4-Lite and CoreConnect PLBv46 compliant registers interface
- Software support for Linux and Microsoft Windows Embedded Compact operating systems
- Available for Xilinx Vivado Design Suite and ISE XPS implementation tools

More info: <u>http://www.logicbricks.com/Products/logiCLK.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiCLK_hds.pdf</u>





April 8th, 2015

Version: v2.02.a

2.4 IogicBRICKS IP Cores for Video Processing

Xylon offers several logicBRICKS IP cores for video processing on Xilinx Zynq-7000 All Programmable SoC and FPGA programmable devices, which can be used as extensions to Xylon 2D and 3D graphics engines, or as key IP cores for video-only embedded applications.

All logicBRICKS IP cores support ARM AMBA AXI4 on-chip bus and can be easily mixed together, or with Xilinx and third-party IP cores.

IogiVIEW Perspective Transformation and Lens Correction Image Processor



Removes fish-eye lens distortions and executes programmable transformations on multiple video inputs in a real time. Programmable homographic transformation enables: cropping, resizing, rotating, transiting and arbitrary combinations. Arbitrary non-homographic transformations are supported by programmable Memory Look-Up Tables (MLUT).

More info: <u>http://www.logicbricks.com/Products/logiVIEW.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiVIEW_hds.pdf</u>

logiWIN Versatile Video Input



Enables easy implementation of video frame grabbers. Input video can be decoded, real-time scaled, de-interlaced, cropped, anti-aliased, positioned on the screen, ...

More info: <u>http://www.logicbricks.com/Products/logiWIN.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logiWIN_hds.pdf</u>

IogilSP Image Signal Processing (ISP) Pipeline



The logiISP Image Signal Processing Pipeline IP core is a full high-definition ISP pipeline designed for digital processing and image quality enhancements of an input video stream in Smarter Vision embedded designs based on Xilinx Zynq-7000 All Programmable SoC and 7 Series FPGA devices.

More info: <u>http://www.logicbricks.com/Products/logilSP.aspx</u> Datasheet: <u>http://www.logicbricks.com/Documentation/Datasheets/IP/logilSP_hds.pdf</u>





April 8th, 2015

Version: v2.02.a

3 GET AND INSTALL THE REFERENCE DESIGN

Xylon offers several logicBRICKS reference designs for different hardware platforms. Short descriptions of all Xylon logicBRICKS reference designs can be found at:

http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design.aspx.

A quick access to specific reference design is also possible through the main downloads navigation page:

http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Xylon-Reference-Designs-Navigation-Page.aspx.

Only registered logicBRICKS users can download logicBRICKS reference designs. Unregistered users will be re-directed to the User Login page. The download link is automatically sent by an e-mail, which means that the registration process requires an access to the e-mail account. Xylon reference logicBRICKS designs can be downloaded as cross-platform Java JAR self-extracting installers.

3.1 Registration Process

Registration is very quick and simple. If you experience any trouble during the registration process, please contact Xylon Technical Support Service – support@logicbricks.com.





April 8th, 2015






Figure 5: Registration Process – Step 1

Step 1

If you are the registered logicBRICKS user, please type-in your Username and Password. Unregistered users should click on the Register button, which will open the registration form.



Figure 6: Registration Process – Step 2



Figure 7: Registration Process – Step 3

Step 2

Unregistered users should fill-in the registration form from the Figure 6. Please take care on required form's fields. Your Username is an actual e-mail account used for communication with Xylon logicBRICKS. Xylon accepts only valid company e-mail accounts.

Step 3

As soon as your registration form gets accepted by Xylon, you get a confirmation message. Please check your e-mail to find a link that activates your logicBRICKS account. If you do not get the confirmation message in several minutes, please check your Spam Filter or Junk Mail Folder. If you have not received the confirmation message, please contact Xylon support.



Version: v2.02.a

April 8th, 2015



Figure 8: Registration Process – Step 4

Step 4

Step 5

Click on the logicBRICKS web account activation link in the received e-mail, and you will get the confirmation status message. Please login to proceed.

As soon as you select an appropriate

for your operating system from the

erence-logicBRICKS-Design/Xylon-

logicBRICKS reference design and installer

Downloads Navigation Page (link bellow), you will get an e-mail with the download link for the selected reference design installation.

http://www.logicbricks.com/logicBRICKS/Ref

Reference-Designs-Navigation-Page.aspx



Figure 9: Registration Process – Step 5

3.2 Installation Process

Installation process is quick and easy. Each logicBRICKS reference design can be downloaded as a cross-platform Java JAR self-extracting installer. Please make sure that you have a copy of the JRE (Java Runtime Environment) version 6 or higher on your system to run Java applications and applets. Double-click on the installer's icon to run the self-installing executable to unpack and install the reference design on your PC.

At the beginning, you will be requested to accept the reference design evaluation license – Figure 10. For installation in Linux OS, please follow instructions:

<u>http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Xylon-Reference-Designs-Linux-Installation.aspx</u>.

If you agree with the conditions from the evaluation license, click NEXT and select the installation path for your logicBRICKS reference design (Figure 11). The installation process takes several minutes. It generates the directory structure described in the paragraph 3.3 Directory Structure.




Figure 10: Installation Process – Step 1




Figure 12: Installation Process – Step 3

Figure 11: Installation Process – Step 2

Xylon logiREF-ZGPU-ZC702 Installation		
logic BRICKS"		
Designed by XYLON		
	\checkmark	
	Installation has completed successfully.	
Ä		
0020		
- Martine -		
		🚱 Done





April 8th, 2015

Version: v2.02.a

3.2.1 Filesystem Permissions of the Installed Directory (Windows 7)

The reference design installed in the default path C:\Program Files\xylon will inherit read-only filesystem permissions from the parent directory. This will block you in opening the hardware project file in Xilinx Vivado tools. Therefore it is necessary to change the filesystem permissions for the current user to "Full control" preferably.

To change the user permissions for C:\Program Files\xylon directory and all of it's subdirectories, right click on the C:\Program Files\xylon directory and select "Properties". Under "Security" tab select "Edit". Select "Users" group in the list and check "Full control" checkbox in the "Allow" column.

3.3 Directory Structure

The Figure 14 gives a top level view of the directories and files included with the logiREF-ZGPU-ZC702 reference design for the ZC702 board development kit. Table 1 explains the purpose of directories.

Please use the start.html file located in the installation root directory as a jump-start navigation page for exploring the reference design.




Figure 14: Directory Structure





April 8th, 2015

Directory	Purpose		
INSTALLATION ROOT	This directory contains the start.html page - the jump-		
	start navigation page through the reference design.		
doc	Project documentation.		
vivado_2d3d_hdmi	This directory contains the complete Vivado project and		
	files necessary for regenerating project from TCL scripts.		
data	Design constraints files (XDC).		
project	Vivado project related directories.		
srcs	Block design GUI script and HDL wrappers.		
scripts	TCL scripts to create block design from scratch.		
fpga	ZC702 reference design bitstream.		
create_project.html	Instructions for building Vivado project from scratch.		
hardware			
drivers	Standalone (bare-metal) drivers for logicBRICKS IP cores		
	with documentation and examples.		
logicbricks/if	Xylon custom IP core interfaces (bus definitions).		
logicbricks/lib	Evaluation logicBRICKS IP-XACT cores (zip archives).		
logicbricks/src	Evaluation logicBRICKS IP-XACT extracted IP cores. IP		
	cores' User's Manuals are stored in doc subdirectories.		
sw_services	xyl_oslib - Xylon OS abstraction library for Xilinx		
	Xilkernel embedded kernel – use in standalone (non-OS)		
	applications.		
software			
readme.html	Navigation page through the software files and		
	instructions for building binaries.		
Linux/kernel	Linux kernel and device tree configuration files.		
Linux/libraries	Qt5 XylonQPA plugin for 2D acceleration, Qt application		
	HDMI demo, logi3D demo.		
makeBin	Utility script for creating boot.bin file.		
ready_for_download	Prepared binaries ready for download.		
SDK_workspace	Xilinx SDK workspace folder for building bare-metal		
	applications.		

Table 1: Explanation of Directories in logiREF-ZGPU-ZC702 Reference Design





April 8th, 2015

Version: v2.02.a

4 GETTING LOGICBRICKS EVALUATION LICENSES

Please note that the logiREF-ZGPU-ZC702 reference design installation provides you with everything needed to run the provided demo applications or to use/change the provided software source code. However, if you wish to make any changes on the hardware design files, such as to remove, add or reconfigure some of the provided IP cores, you have to obtain evaluation IP licenses from Xylon.

The following pages describe the procedure for getting and licensing evaluation logicBRICKS IP cores that takes several minutes to complete. If you experience any trouble during this process, please contact Xylon Technical Support Service – <u>support@logicbricks.com</u>.

You must be logged in to the Xylon website using your logicBRICKS user name and password to get an access to evaluation logicBRICKS IP cores. Unregistered users will be re-directed to the User Login page. Paragraph 3.1 Registration Process explains this simple registration procedure.

Step 1 – Logged-In users get the "My logicBRICKS" tab in the main <u>www.logicbricks.com</u> navigation menu. Click on it, and you will be directed to your main web page for communication with Xylon logicBRICKS –Figure 15. Please select the "**Request Eval IP Core**" tab in the left menu.

Home About us Pro	ducts Markets Solu	itions logicBRICKS Downloads Documentation News & Ev	
My logicBRICKS	English > My logicBRICK		
View Data	My logiobi		
Change Password	-	ate of the art 70 90 110	
Request Eval IP Core	lest our st	ate of the art 70 130	
IP Core Activation	hardware p	platforms 50 Xulon 1500	
Create Case	POWERFUL GUI EMBEDDI		
Subscribe to Newsletter	SUPPORT A WIDE VARIET HANDLE A VARIETY OF DI	Y OF AUDIO AND VIDEO SOURCES 170.	
Downloads		10 190 III	
	Welcon	ne to logicBRICKS Registered Users' Section! Within this section you can	
	View Data View and update your user data - logicBRICKS profile.		
	Change Password Change your logicBRICKS password.		
	Knowledge Base	Access and search the knowledge base. The knowledge base is in preparation.	

Figure 15: Step 1 – My logicBRICKS Navigation Page

Step 2 – Select the evaluation logicBRICKS IP core and click on "**Obtain evaluation license key**" link (Figure 16). If you are entitled to get the evaluation logicBRICKS IP core, you will be immediately asked your Ethernet MAC ID number or Sun Host ID – as described in the Step 3 (Figure 19).

If the evaluation logicBRICKS IP cores' list looks differently from the one shown on Figure 16 for example as the list presented by the Figure 17, please fill in and submit the request form (Figure 18), and allow us some time to process your request. Scroll down to get to the request form.

For instructions how to find your Ethernet MAC or host ID, please visit: <u>http://www.logicbricks.com/Documentation/Article.aspx?articleID=KBA-01186-M0JXKD.</u>



Figure 16: Step 2 – Selecting logicBRICKS IP Core for Licensing

Not Activated

Not Activated

logiWIN-EVAL-1M

logiBITBLT-EVAL-1M

Obtain evaluation license key.

Obtain evaluation license key.



Figure 17: Step 2 – A List of Already Activated logicBRICKS IP Licenses

logiUART-EVAL-1M	Not Activated	Obtain evaluation license key.
	cannot obtain evalu	duct per year. If your company already used ation license automatically. In that case please
Subject *	logiCVC-ML I	P Core Evaluation License
IP Core *	logiCVC-ML-	EVAL-1M
Message Text *	evaluation	te to use your JQ core with the avelopment kit.

Figure 18: Step 1 – Licensing logicBRICKS Evaluation IP Cores

Step 3 – Evaluation logicBRICKS IP licenses are tied to your Ethernet MAC address or Sun Host ID (Figure 19), and can be used on a single working station only. Fill in this address and click on the "**Request License Key**" button. You should get the confirmation message (Figure 20). If you do not get the confirmation message, please contact Xylon technical support – <u>support@logicbricks.com</u>.




Figure 19: Step 3 – Licensing logicBRICKS Evaluation IP Cores



Figure 20: Step 3 – Confirmation Message

Step 4 – You will get an e-mail with the license key (file) and full instructions for setting up the license key and downloading the logicBRICKS IP core. Please follow the provided instructions.




Figure 21: Step 4 – E-mail with logicBRICKS License and Download Instructions





April 8th, 2015

Version: v2.02.a

5 LOGIREF-ZGPU-ZC702 DESIGN




Figure 22: logiREF-ZGPU-ZC702 Reference FPGA Block Diagram

(Clock Generator Module and other utility IP cores are not shown)

The Figure 22 shows the simplified block diagram of the logiREF-ZGPU-ZC702 reference design. Design clocking structures are not shown. Please read the chapter 6 VIDEO OUTPUT CLOCKING and explore the design files to understand the clocking structure.

Graphics features like bitmaps operations, alpha blending, overlays, rotations, scaling, LCD display control, 3D rendering, etc., are supported by three separated logicBRICKS IP cores.

The logiCVC-ML Compact Multilayer Video Controller IP core is an advanced display graphics controller for LCD and CRT displays, which enables an easy video and graphics integration into embedded systems based on Xilinx programmable technology. Though its main function is to provide flexible display control, it also includes a level of hardware acceleration: alpha blending, panning, buffering of multiple frames, etc. The logiCVC-ML IP core can directly drive a common PC monitor

logic <mark>BRICKS</mark> ™	
Designed by XYLON	



through the ADV7511 – High-Definition Multimedia Interface (HDMI[®]) transmitter available on the ZC702 board.

The logiREF-ZGPU-ZC702 GPU reference design includes the 2D graphics accelerator that offloads the ARM dual-core Cortex-A9 Core processing system and increases graphics performance. The logiBITBLT IP core supports: fast copying, moving, up and down scaling, image flipping, alpha blending and Porter & Duff compositing operations between different graphics objects.

For 3D graphic acceleration there is the logi3D Scalable 3D Graphics Accelerator IP core designed to support the OpenGL ES 1.1 API – a royalty-free, cross-platform API for full-function 2D and 3D graphics on embedded systems – including consoles, phones, appliances and vehicles.

The memory subsystem is an essential part of any graphics based system. It must ensure enough storage space for GUI elements and application code and a fast interface to assure enough memory bandwidth for a flicker-free display output. The ZC702 board includes four 8-bit DDR3 memories connected as one 1GB 32-bit memory module. The memory is connected to the hard memory controller in the Zynq-7000 AP SoC Processor Subsystem (PS).

5.1 Design Customization

The provided reference design can be customized in different ways. Please note that any changes in the provided reference design require evaluation IP licenses for logicBRICKS IP cores. The licensing process is described in the chapter 4 GETTING LOGICBRICKS EVALUATION LICENSES.

Possible design changes include:

- Change logicBRICKS IP settings, i.e. change number of graphics layers controlled by the logiCVC-ML display controller IP core
- Remove some logicBRICKS IP cores, i.e. remove all graphics accelerators and use only the logiCVC-ML display controller IP core, or remove the 3D acceleration and work with the 2D graphics only, etc.
- Add more instances of logicBRICKS IP cores, i.e. add the second logiCVC-ML IP core and drive two displays with different graphics content, add the logiWIN IP core and process the video...
- Add your own or third-party IP cores to various combinations of logicBRICKS IP cores
- ...




Figure 23: A Minimal Zynq-7000 AP SoC Display Controller

Figure 23 shows an example architecture featuring only the logiCVC-ML display controller IP core. Such a configuration provides no graphics acceleration in the programmable logic and all graphic contents must be fully drawn by the Processing System (PS). The consumption of programmable logic resources is minimal. The Figure 27 shows clocking structure details – please see the chapter 6 VIDEO OUTPUT CLOCKING.

LOGICBRICKS TM	logiREF-ZGPU-ZC702 GPU Reference Design User's Manual	Xylon
April 8 th , 2015		Version: v2.02.a

5.2 Memory Layout




Figure 24: logiREF-ZGPU-ZC702 Memory Layout

IP Core	Memory Access [MB]	Memory Stride [pixels]	Display Memory [HxV pixels]
logiCVC	768 – 1023	2048	up to 1920x1080
logiBITBLT	0 – 1023	2048	-
logi3D	768 – 1023	2048	-

Table 2: logicBRICKS IP Cores' Memory Addressing

Logic BRICKS	logiREF-ZGPU-ZC702 GPU Reference Design User's Manual	Xylon
April 8 th , 2015		Version: v2.02.a

5.3 Restoring Zynq-7000 Design from Xylon Deliverables

Xylon provides all necessary design files and TCL scripts to enable full Vivado Design Suite 2014.4 project restore. Full guidelines can be found in the vivado_2d3d_hdmi/create_project.html file.

The vivado_2d3d_hdmi.xpr file from your installation folder is the Vivado Design Suite project file that opens the project. Open this file with the Vivado and explore the design (Figure 25).

In order to re-implement or change the provided reference design, please go to Xylon's web site <u>www.logicbricks.com</u> and acquire evaluation licenses for the logicBRICKS IP cores (see chapter 4 GETTING LOGICBRICKS EVALUATION LICENSES).




Figure 25: Vivado Block Design View – IogiREF-ZGPU-ZC702 Project

To access logicBRICKS IP cores' user's manuals, double-click on the specific IP core's to open the GUI, and click on the Documentation icon to open the document.

logicBRICKS User's Manuals contains all necessary information about the IP cores' features, architecture, registers, modes of operation, etc.





April 8th, 2015

Version: v2.02.a

6 VIDEO OUTPUT CLOCKING

Xylon's standard logiCVC-ML Compact Multilayer Video Controller IP core supports display resolutions up to 2048 x 2048. For information about support for higher display resolutions, please contact Xylon at <u>info@logicbricks.com</u>.

The logiREF-ZGPU-ZC702 reference design demonstrates the logiCVC-ML IP core implemented in Zynq-7000 AP SoC programmable logic. The logiCVC-ML display controller drives inputs into an Analog Devices ADV7511 HDMI Transmitter, which is configured to display the 1080p60 (resolution 1920x1080, 16-bit, YCbCr 4:2:2) image on a regular PC monitor. The ADV7511 HDMI Transmitter driver is integrated with the Xylon Framebuffer driver for the Linux OS. ADV7511 HDMI Transmitter initialization provided bare-metal applications is also for the see the software\SDK workspace\zc702 board init application.

Xylon logicBRICKS IP cores and provided software can be used in many different hardware setups, and with many different display types. Therefore, in order to be able to fully utilize the graphics provided with the reference design for the ZC702 board and to properly use logicBRICKS products in other hardware setups, designers should understand the video clocking scheme implemented in the logiREF-ZGPU-ZC702 reference design.

6.1 IogiCVC-ML – Standard Display Resolutions and Pixel Clock

For full information about setting up the display interface controlled by the logiCVC-ML Compact Multilayer Video Controller IP core, please refer to the IP core's User's Manual. This chapter focuses on the pixel clock generation and control, since it depends on the overall system's architecture to a great extent.

Table 3 shows required pixel clock's frequencies for several popular display resolutions. Properly implemented display interface must respect the expected display signals' timings, which are based on the requested pixel clock. Wrong pixel clock causes wrong timings on the display interface and, as a consequence, wrong or missing picture on the display. It is visible from the table that graphic controller must be able to source different pixel clocks in order to support multiple display resolutions.

Resolution (@60Hz)	Pixel Clock (MHz)
VGA (640x480)	25.25
480p (720x480)	27
WVGA (854x480)	32
SVGA (800x600)	40
XGA (1024x768)	65
WXGA (1280x768)	68.25
HD 720p (1280x720)	74.25
HD 1080i (1920x1080)	74.25
SXGA (1280x1024)	108
HD1080p (1920x1080)	148.5

 Table 3: Pixel Clock – Common Video Resolutions

LOGICBRICKS TM	logiREF-ZGPU-ZC702 GPU Reference Design User's Manual	Xylon
April 8 th , 2015		Version: v2.02.a

The logiCVC-ML internal structure is shown on the block diagram on Figure 26. The VCLK clock signal controls all circuits inside the logiCVC-ML IP core, except the video memory subsystem (AXI4) related circuits and registers (AXI4-Lite). The VCLK clock signal frequency should be set equal to the pixel clock needed for specific display resolution (Table 3).

The pixel clock output, PIX_CLK is proportional to the VCLK clock input and to control bits in the DTYPE and CTRL registers (please refer to the logiCVC-ML User's Manual, paragraph 10.2 Register Description).

A special clock module is requested outside of the logiCVC-ML IP core to support the functionality of adjustable PIX_CLK clock frequencies (changeable display resolutions). This reference design uses Xylon's auxiliary IP core – the logiCLK Programmable Clock Generator IP core.

To learn more about this IP core, please read the datasheet:

http://www.logicbricks.com/Documentation/Datasheets/IP/logiCLK_hds.pdf.




Figure 26: logiCVC-ML Architecture

6.2 Utility Clock Module

Alongside graphics logicBRICKS IP cores, Xylon has included a small utility clock module – the logiCLK Programmable Clock Generator IP core to enable users to easily change display resolutions from the logiREF-ZGPU-ZC702 reference design (Figure 27).




Figure 27: logiCLK Architecture

The logiCLK clock generator IP core is designed to provide frequency synthesis, clock network deskew, and jitter reduction. It has twelve independent fully configurable clock outputs. Six clock outputs are dynamically reconfigurable by mean of the Dynamic Reconfiguration Port (DRP). The DRP gives the system designer access to the configuration and status registers of the PLL, and behaves like a set of memory-mapped registers.

One dynamically configurable clock output is connected directly to the logiCVC-ML IP core's VCLK input port. It means that the VCLK clock frequency can be changed while design is running, and consequently the pixel clock PIX_CLK dynamically changes.

When the Xylon Linux Framebuffer driver is configured to use the logiCLK as a pixel clock generator, the required pixel clock frequency is automatically adjusted for a particular video resolution through common clock framework connected to logiCLK CCF Linux device driver. Desired pixel clock frequency is determined from the video mode and set accordingly.

To learn more about this IP core, please read the datasheet:

http://www.logicbricks.com/Documentation/Datasheets/IP/logiCLK_hds.pdf.

6.3 Linux Framebuffer – Changing Display Resolutions

Linux Framebuffer is a standard Linux driver that abstracts the graphics hardware and allows application software to access it through a well-defined interface. Software designers can use it with no need to know anything about the underlying hardware (IP cores) in the Xilinx Zynq-7000 All Programmable SoC or FPGA device. The Linux Framebuffer delivered with the logiREF-ZGPU-ZC702 reference design is adopted by Xylon to fully support the logiCVC-ML display controller IP core. Xylon Framebuffer driver is located in the Xilinx Linux Kernel github server. The latest Framebuffer driver version is provided in this installation, for instructions how to configure driver and build logiREF-ZGPU-ZC702's the Linux kernel, please see INSTALLATION ROOT/software/Linux/kernel/readme.txt, or download User's manual document:





April 8th, 2015

Version: v2.02.a

http://www.logicbricks.com/Documentation/Datasheets/SW/Xylon-Linux-FrameBuffer.pdf.

Note that Xylon provides a Device Tree Source (dts) file with IP core configuration information specific to this reference design. When using the Linux kernel with this reference design, user must use the Xylon dts/dtb files, located in the software/Linux/kernel/linux-xlnx-v2014.2 directory, instead of the ones provided by Xilinx. Figure 28 shows an excerpt from Xylon .dts file.

logicvc 0: logicvc@40030000 { compatible = "xylon,logicvc-4.00.a"; reg = <0x40030000 0x6000>; interrupt-parent = <&ps7_scugic_0>; interrupts = <0.58.4>; background-layer-bits-per-pixel = <32>; background-layer-type = "rgb"; hsync-active-low; vsync-active-low; size-position; pixel-stride = <2048>; layer 0 { address = <0x338F4000>; buffer-offset = <1080>; bits-per-pixel = <32>; type = "rgb"; transparency = "pixel"; }; laver 1 { address = <0x31FA4000>; buffer-offset = <1080>; bits-per-pixel = <32>; type = "rgb"; transparency = "layer"; }; layer_2 { address = <0x3000000>; buffer-offset = <1080>; bits-per-pixel = <32>; type = "rgb"; transparency = "layer"; }; layer_3 { address = <0x31950000>;

Figure 28: Video Mode Definitions – An Excerpt from the Linux .dts



Designed by **XYLON**

IogiREF-ZGPU-ZC702 GPU Reference Design User's Manual



April 8th, 2015

7 QUICK START

7.1 Required Hardware

A full evaluation* of the provided reference design requires:

- ZC702 development kit**
- HDMI or HDMI to DVI video cable (for 1024x768 capable monitor)
- SD card (min 256MB)
- **optional**: a keyboard (USB Micro-B cable), or a control serial link (USB UART or Ethernet) between PC and the ZC702 board
- optional: USB Micro-B cable, USB hub, mouse and keyboard
- optional: MINI USB cable for debug UART
- **optional**: Ethernet cable for Telnet connection
- **optional**: Xilinx JTAG Parallel cable USB for standalone application development

* The majority of provided demo applications can be controlled by on-board push-buttons and do not require keyboard and mouse connections

** The reference design has been tested on the ZC702, Rev. 1.1

7.2 Set Up the ZC702 for Use with Precompiled Linux Demos from the SD Card

Xylon provides Linux, Qt and 3D demo binaries in the <code>software/ready-for-download/linux_sd</code> directory of the delivery. If you want to run the prepared demos, copy the contents of the <code>linux_sd</code> directory to the root directory on the FAT32 formatted SD card, setup the ZC702 (Figure 30), plug-in the SD card with precompiled demos and run.

Note: there should be no linux_sd directory on the SD card, but only the contents of that directory.

The precompiled Linux graphics demo applications can be launched and controlled by on-board push-buttons or mouse and keyboard combination. Qt graphics demos require use of the mouse to interact with the application and cannot be fully controlled by the push-buttons.

Set up your ZC702 board as shown on the Figure 30 (Table 4/Figure 29).

- set the jumpers (Figure 29)
- insert the SD card in the J64 slot (Rev. 1.1)
- connect the power supply, video cable (HDMI) and optional control devices: serial cable to the USB UART or Ethernet cable
- optionally connect mouse and keyboard to the USB (OTG)





April 8th, 2015

Version: v2.02.a

Jumpers settings for the SD boot mode:

Board Rev. B		
Jumper	Setting	
J21	2-3	
J20	2-3	
J22	1-2	
J25	1-2	
J26	2-3	

Board Rev. 1.1		
SW16	Setting	
1	DOWN	
2	DOWN	
3	UP	
4	UP	
5	DOWN	

Table 4: Jumpers Set Up for Booting from the SD Card




Figure 29: ZC702 – The Required Jumpers Setting





April 8th, 2015

Version: v2.02.a




Figure 30: The ZC702 Board (Rev. 1.1) Setup for the logicBRICKS Reference Design

For full explanation of the ZC702's features and settings, please check the documentation Xilinx <u>UG926</u>.

7.3 Running Precompiled Demos from the SD Card Image

To quickly start precompiled Linux demos, make sure that you have the SD card with the precompiled image plugged in the board's slot, and all jumpers setup as described in the previous paragraph.

To control the precompiled demos, you can use:

- four user push-buttons positioned in the central part of the ZC702 board (presuming the board's orientation from the Figure 30) – use up and down buttons for iterations through examples; left button for starting and right button for exiting the example
- the keyboard connected to the micro-USB port
 - in graphical menu use up and down arrows for iteration over examples; enter key for starting selected example; Q letter key for exiting the example
 - in console (outside of the graphical menu) use the whole keyboard to write commands directly to the screen console





April 8th, 2015

- Version: v2.02.a
- the mouse connected to the micro-USB port for interacting with Qt examples
- serial terminal program (baud rate 115200 8N1) and USB UART connection to the ZC702 board
- telnet connection and Ethernet connection with the ZC702 board

7.3.1 BootUp Menu

Your ZC702 board will eventually boot up to the graphical menu from which you can start different demo applications or switch to the Linux terminal. To enter the graphical menu from the Linux console run the following command in the / (root of the filesystem) Linux directory:

source .profile

If you want to prevent the ZC702 from entering graphical menu on the startup, please rename config_profile file on the SD card to any other name. Please do not rename or remove init.sh file from the SD card since it performs startup initializations required for applications to run properly.

Please note that graphical menu shows up only on the console on the monitor attached to your ZC702 kit. If you control the ZC702 kit by a PC through a serial UART link, the graphical menu is not available.

"logiREF-ZGPU" reference design by Xylon				
Use five user-buttons (located on the opposite end of Zed power switch) or corresponding keys on USB keyboard to choose which demo to run.				
Actions to keys mapping:				
North button Up arrow key Move up South button Up arrow key Move down West button Enter key Select/Confirm East button Q letter key <mark>Exit</mark>				
Following demos are available:				
ISM HMI examples	HMI demo			
B 3D graphic examples C D F F I I I I I I I I I I I I I I I I I	Photo album Avio demo City flying City navigation Rotating portrait Cluster demo Menu Simple demo			
QT graphic examples K I I I I I	Dynamic scene Color animation Snake Same game Weather anchor layout Qtperf			

Figure 31: logiREF-ZGPU-ZC702 Boot-Up Graphics Menu

logic BRICKS

logiREF-ZGPU-ZC702 GPU Reference Design User's Manual



April 8th, 2015

7.3.2 Running 3D Demo Apps

In the screen console, type in:

/mnt/3dDemo.elf -a # starts Photo album demo /mnt/3dDemo.elf -b # starts Avionics demo /mnt/3dDemo.elf -c # starts City flying demo /mnt/3dDemo.elf -f # starts Auto Instrument Cluster demo

These commands start the demo. Control demos by keys A or D (left-right), E (select), and Q (quit). In some demos you can also use keys W, X, R and F. CTRL+C key combination stops the demo.

7.3.3 Running QT Demo Apps

In the screen console, type in:

```
/opt/qt/examples/declarative/demos/snake/snake $ABB #runs with xylonqpa
/opt/qt/examples/declarative/demos/snake/snake $AFB #runs with linuxfb
Note: $ABB and $AFB are defined in config_profile as:
export ABB="-platform xylonqpa:fb="/dev/fb3" -plugin evdevmouse -plugin
evdevkeyboard"
export AFB="-platform linuxfb:fb="/dev/fb3" -plugin evdevmouse -plugin
evdevkeyboard"
```

7.4 Change the Demo Applications or Design New Applications from Scratch

7.4.1 Xilinx Development Software

The logiREF-ZGPU-ZC702 reference design and Xylon logicBRICKS IP cores are fully compatible with Xilinx development tools – Vivado Design Suite 2014.4. Future design releases shall be synchronized with the newest Xilinx development tools.

Licensed users of Xilinx tools can use their existing software installation for the logiREF-ZGPU-ZC702 evaluation and modifications.

7.4.2 Set Up Linux System Software Development Tools

Set of ARM GNU tools are required to build the Linux software and applications. The complete tool chain for the Zynq-7000 All Programmable SoC can be obtained from the Xilinx ARM GNU Tools wiki page: <u>http://wiki.xilinx.com/zynq-tools</u>. Access to tools requires a valid, registered Xilinx user login name and password.

logiREF-ZGPU-ZC702 GPU
Reference Design
User's Manual



April 8th, 2015

logicBRICKS[™]

7.4.3 Set Up git Tools

Git is a free Source Code Management (SCM) tool for managing distributed version control and collaborative development of software. It provides the developer a local copy of the entire development project files and the very latest changes to the software.

Visit <u>http://wiki.xilinx.com/using-git</u> to get instructions how to use Xilinx git.

To get the latest version of Xylon logicBRICKS software drivers for Linux operating system, please visit Xylon's git: <u>https://github.com/logicbricks</u>.





April 8th, 2015

Version: v2.02.a

8 SOFTWARE DOCUMENTATION

Please use the start.html file, which is located in your logiREF-ZGPU-ZC702 installation directory (section 4 Software Documentation), or open directly software/readme.html file to find relevant documentation for using logiREF-ZGPU-ZC702 software deliverables. This file contains links to software documents and instructions related to:

- Standalone (bare-metal) software
- Linux software

8.1 Software Instructions – Standalone Software

- FSBL instructions
- Standalone software drivers (code and documentation) and examples
- zc702_board_init application, HDMI initialization and pixel clock setting
- Building standalone applications
- Running standalone applications with the ZC702 board setup for standalone applications

8.2 Software Instructions – Linux Software

Xylon provides the Linux Framebuffer driver, Qt5 XylonQPA plugin, Qt HMI example and OpenGL ES 1.1 library/driver for Linux. Zynq tool chain, Linux kernel and file system used for development and demonstrations of Xylon drivers are provisions of Xylon.

- Linux kernel building instructions, and dts files
- Qt5 XylonQPA plugin; general information and building instructions
- Xylon 3D graphics acceleration library; binaries, instructions for building 3D applications, code examples
- Running Linux applications with the ZC702 board setup for the precompiled SD card image





April 8th, 2015

9 REVISION HISTORY

Version	Date	Author	Approved by	Note
1.00.a	June 15 th , 2012	Z. Šafaržik	Z Šafaržik	Initial
1.01.a	October 5 th , 2012	Z. Šafaržik, G. Galić, G. Pantar	Z Šafaržik	Updated chapter: "Introduction" Added chapters: "Get and Install the Reference Design" "Getting logicBRICKS Evaluation Licenses" "Video Output Clocking" "Quick Start" "Software Documentation"
2.00.a	January 5 th , 2014	V. Đurđek	V. Đurđek	Updated chapters: 2, 5 and 6. Added chapters: 1.2, 6.2, 7.6.1 and 7.6.4.
2.01.a	May 05 th , 2014	D. Škugor	R. Končurat	Changes introduced regarding reference design porting to Vivado User's manual corrections performed
2.01.b	Aug 12 th , 2014	Z. Plešivčak	R. Končurat	Added "Graphics Demo Preview" chapter. Added chapter dealing with read-only permissions of the install directory. Changed instructions on copying Linux binaries to the SD card. Changed instructions on running demo applications. Other minor updates and fixes.
2.01.c	Aug 28 th , 2014	Z. Plešivčak	R. Končurat	Fixed numbering of images and references to images.
2.02.a	April 8 th , 2015	D. Škugor	R. Končurat	Changes regarding updated reference design IP core versions and Vivado version. Removed DirectFB reference. Added XylonQPA reference. Other minor updates and fixes.