Xylon d.o.o.

Fallerovo setaliste 22  
10000 Zagreb, Croatia  
Phone: +385 1 368 00 26  
Fax: +385 1 365 51 67  
E-mail: support@logicbricks.com  
URL: www.logicbricks.com

Features

- Supports Xilinx® 7 Series, including Spartan 7 and Zynq®-7000 All Programmable SoC
- Supports Xilinx® Ultrascale™, Ultrascale+™ and Zynq® UltraScale™, Zynq® UltraScale+™ MPSoCs
- Plug-and-Play Standard and High Capacity SD cards to Xilinx All Programmable devices
- Secure Digital Host Controller compliant with Secure Digital Specifications Version 2.00
- Evaluation IP core available online
- Available software drivers enable easy use with Linux OS and without the OS (bare-metal)
- Programmable transfer rates up to the maximum data rate specified by the standard (25 MB/sec and 50 MHz bus frequency)
- Supports non-DMA and standard DMA data transfers
- The standard DMA supports enhanced features:
  - Read/write memory burst cycles (16, 32 or 64 clock cycles)
  - Interrupted memory burst cycles
  - Byte address boundary memory accesses
  - DMA interrupt mechanism compliant to the supported SD standard

Table 1: Example Implementation Statistics for Xilinx® FPGAs

<table>
<thead>
<tr>
<th>Family (Device)</th>
<th>Fmax (MHz)</th>
<th>LUT¹</th>
<th>FF¹</th>
<th>IOB²/³</th>
<th>BRAM</th>
<th>MULT/ DSP48/E</th>
<th>Design Tools</th>
</tr>
</thead>
<tbody>
<tr>
<td>Zynq®-7000 (xc7z020clg484-1)</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>1381</td>
<td>1211</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>Kintex®-7 (XC7K70T-2)</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>1378</td>
<td>1214</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>Zynq® UltraScale+™ (xczu9eg-flvb1156-1-i-es1)</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>1394</td>
<td>1215</td>
<td>6</td>
<td>2</td>
</tr>
</tbody>
</table>

Notes:
1) Assuming the following configuration: AXI4-Lite registers interface, 32-bit AXI4 memory interface for standard DMA and 32 clock cycles burst.
2) Assuming only SD Card interface signals are routed off-chip, auxiliary signals, register and memory interface are connected internally.
3) Maximum sd_base_clk frequency according to Secure Digital Specification Version 2.00 is 100 MHz.
4) SD card write protect, card detect and LED indicator ports are used off-chip, but they are not mandatory.
Features (cont)

- DMA engine supports Little and Big Endian host systems
- ARM® AMBA® AXI4-Lite register interface (32 bits)
- DMA memory interface (32 bits) designed for ARM AMBA AXI4 interface
- Buffer overflow detection of too fast read transfers which cannot be handled by the host
- Read wait stalls too fast read transfers and prevents buffer overflows on the host's side
- Parametrizable VHDL design that allows tuning of slice consumption and features set through the GUI
- Xilinx Vivado® IP Integrator compatible IP version supports the 7 Series and Zynq-7000 All Programmable SoCs, Ultrascale™, UltraScale+™ and Zynq® UltraScale™, Zynq® UltraScale+™ MPSoCs
- Xilinx ISE® Platform Studio compatible IP version supports older Xilinx FPGA families (contact Xylon)
- Simple Plug'n'Play with other Xylon logicBRICKS, Xilinx and third-party IP cores
- Deliverables include Generic FAT File System Module – FatFs (http://elm-chan.org/fsw/ff/00index_e.html)

Applications

Electronic devices serving different vertical markets and requiring big and fast non-volatile storage:

- Consumer
- Automotive
- Industrial
- Medical
- Military, etc.

General Description

The logiSDHC is the Secure Digital (SD) card Host Controller IP core from the Xylon’s logicBRICKS IP core library optimized for Xilinx All Programmable devices. It is designed to transfer data from the system memory to the SD card’s data bus, and vice versa. The IP core enables expansion of Xilinx FPGA and SoC devices based embedded systems by mass storage capabilities. The available software drivers enables its extremely simple use under the Linux operating system, or in embedded systems without the operating systems (bare-metal).
The logiSDHC IP core is the SD Host Controller Standard Specification Version 2.00 compliant. The IP is a memory IO mapped hardware module providing a general-purpose interface between the embedded SW application and the SD card memory component.

The logiSDHC IP core supports non-DMA and DMA data transfers. Implemented DMA mechanism is compliant to the SD Host Controller Standard Specification and enables fast data transfers with minimal CPU activities. The DMA is an optional feature and can be switched off to preserve available FPGA resources.

To purchase the IP, or to download the evaluation logiSDHC IP core, please visit: http://www.logicbricks.com/Products/logiSDHC.aspx.

**Functional Description**

The Figure 1 presents internal logiSDHC architecture. The logiSDHC functional blocks are: Host Interface, Clock Gen, Buffer Controller, DMA Controller, SD Card Interface.

**Host Interface**

Implements register interface according to the SD Specification Version 2.00. The host interface controls the functionality of the logiSDHC IP core through a set of control and command signals.

**Clock Gen**

Generates clock and clock enable signals for IP’s sub modules and for the SD Card.

**Buffer Controller**

Manages non-DMA data transfers.

**DMA Controller**

The DMA enables fast transfers to/from the system memory and the SD card. Bursts of data are buffered in Read and Write buffers that regulate data formatting and transfers between different clock domains.

**SD Card Interface**

The card interface implements separated state machines. One state machine responses to system commands and handles SD card’s responses, while the other one handles data transfers to/from the memory card.

**Core Modifications**

The core is supplied in an encrypted VHDL format which allows the user to take full control over configuration parameters. Various logiSDHC configuration parameters are selectable prior to VHDL synthesis and can be setup through Xilinx implementation tools GUI. The following table (Table 2) presents some configuration parameters selected from a list of the available parameters:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_USE_DMA</td>
<td>0 – DMA controller not implemented</td>
</tr>
<tr>
<td></td>
<td>1 – SD card 2.0 spec DMA controller implemented</td>
</tr>
<tr>
<td>C_MEM_INTERFACE</td>
<td>Only AXI4 memory interface supported for Vivado</td>
</tr>
<tr>
<td>C_REGS_INTERFACE</td>
<td>Only AXI4-Lite interface supported for Vivado</td>
</tr>
</tbody>
</table>

For the complete list of parameters, please consult the logiSDHC User’s Manual delivered with the IP core.

The logiSDHC is designed with regard to SD Specification Version 2.00. However, there may be instances where source code modification is necessary. Therefore, if you wish to reach the optimal use of the logiSDHC
core or to supplement some of your specific functions, you can allow us to tailor the logiSDHC to your requirements. The logiSDHC source code (VHDL sources) is available at additional cost from Xylon.

Core I/O Signals

The core signal I/Os have not been fixed to specific device pins to provide flexibility for interfacing with user logic. Descriptions of all signal I/Os are provided in Table 3.

Table 3: Core I/O Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Signal Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXI4 Interface</td>
<td>Bus</td>
<td>Refer to AMBA AXI version 4 specification from ARM</td>
</tr>
<tr>
<td>SD_CLK</td>
<td>Output</td>
<td>SD Card clock</td>
</tr>
<tr>
<td>SD_DAT</td>
<td>Input/Output</td>
<td>SD Card data</td>
</tr>
<tr>
<td>SD_CMD</td>
<td>Input/Output</td>
<td>SD Card command</td>
</tr>
<tr>
<td>SD_BASE_RST</td>
<td>Output</td>
<td>SD base clock DCM reset</td>
</tr>
<tr>
<td>SD_BASE_LOCK</td>
<td>Input</td>
<td>SD base clock DCM lock</td>
</tr>
<tr>
<td>SD_BASE_CLK</td>
<td>Input</td>
<td>SD base clock</td>
</tr>
<tr>
<td>SD_INT</td>
<td>Output</td>
<td>SD interrupt</td>
</tr>
<tr>
<td>SD_WP</td>
<td>Input</td>
<td>SD write protect switch</td>
</tr>
<tr>
<td>SD_CD_N</td>
<td>Input</td>
<td>SD card not present</td>
</tr>
<tr>
<td>SD_LED_N</td>
<td>Output</td>
<td>LED indicating that SD Card is in use</td>
</tr>
</tbody>
</table>

Verification Methods

The logiSDHC is fully supported by the Xilinx Vivado Design Suite. This tight integration tremendously shortens IP integration and verification. A full logiSDHC implementation does not require any particular skills beyond general Xilinx tools knowledge. The encrypted IP supports running simulations in Mentor Graphics ModelSim and QuestaSim, and Aldec Active HDL.

The logiSDHC evaluation IP core can be downloaded from Xylon web site and be fully evaluated in hardware: [http://www.logicbricks.com/Products/logiSDHC.aspx](http://www.logicbricks.com/Products/logiSDHC.aspx)

If you are interested in using the logiSDHC IP core with the Xilinx ISE® Design Suite and older FPGA families, please contact Xylon at info@logicbricks.com.

Recommended Design Experience

The user should have experience in the following areas:
- Xilinx design tools
- ModelSim
Available Support Products

Xylon provides several free pre-verified video and graphics reference designs for the most popular Xilinx Zynq-7000 AP SoC based evaluation kits: Xilinx ZC702 and ZC706, MicroZed™ and ZedBoard™ from Avnet Electronics Marketing. Design deliverables include: evaluation logicBRICKS IP cores, hardware design files prepared for Xilinx Vivado or ISE (XPS) design suite, complete Linux OS image, Xylon logicBRICKS software drivers for Linux OS and DirectFB, and demo software applications.

To learn more about the Xylon reference designs, contact Xylon or visit the web:

Email:  support@logicbricks.com

Ordering Information

This product is available directly from Xylon under the terms of the Xylon's IP License. Please visit our web shop or contact Xylon for pricing and additional information:

Email:  sales@logicbricks.com
URL:  www.logicbricks.com

This publication has been carefully checked for accuracy. However, Xylon does not assume any responsibility for the contents or use of any product described herein. Xylon reserves the right to make any changes to product without further notice. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. Xylon products are not intended for use in the life support applications. Use of the Xylon products in such appliances is prohibited without written Xylon approval.

Related Information

Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124
Phone:  +1 408-559-7778
Fax:  +1 408-559-7114
URL:  www.xilinx.com

Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00.a</td>
<td>06. 03. 2009</td>
<td>Initial Xylon release – new doc template.</td>
</tr>
<tr>
<td>1.01.</td>
<td>29. 11. 2010</td>
<td>Updated according to modifications made in the core version 1.01.a.</td>
</tr>
<tr>
<td>1.05.a</td>
<td>08. 06. 2011</td>
<td>Added AXI support.</td>
</tr>
<tr>
<td>1.05.c</td>
<td>30. 09. 2011</td>
<td>Timings statistics update.</td>
</tr>
<tr>
<td>1.06.a</td>
<td>27. 10. 2011</td>
<td>Updated according to modifications made in the core version 1.06.a.</td>
</tr>
<tr>
<td>1.06.b</td>
<td>15. 12. 2011</td>
<td>Updated according to modifications made in the core version 1.06.b.</td>
</tr>
<tr>
<td>1.07.</td>
<td>30. 01. 2013</td>
<td>Added support for Artix-7 and Zynq 7000 AP SoC.</td>
</tr>
<tr>
<td>1.7.</td>
<td>09. 12. 2014</td>
<td>Document updated with information about the Xilinx Vivado compatible logiSDHC IP core. Updated Table 2 and Table 3. Small corrections made throughout the document. New versioning scheme introduced for Vivado packaged IP core.</td>
</tr>
</tbody>
</table>

Copyright © Xylon d.o.o. 2001-2018 All Rights Reserved
<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.0.</td>
<td>24.07.2017</td>
<td>Updated Table 1 with implementation statistics for the new IP core version. Removed PLB, OPB and XMB interfaces. Removed Xylon-Specific DMA support. Updated Table 2 and Table 3.</td>
</tr>
<tr>
<td>2.1.</td>
<td>22.12.2017</td>
<td>Added support for Xilinx UltraScale and UltraScale+ families. Updated example implementation statistics (Table 1) for UltraScale+ family.</td>
</tr>
<tr>
<td>2.2.</td>
<td>03.12.2018</td>
<td>Added support for Spartan 7 family</td>
</tr>
</tbody>
</table>