IP Cores - logi3D

Scalable 3D Graphics Accelerator

Key Features

  • Graphics accelerator IP core designed to support the OpenGL® ES 1.1 API*
  • Supports Xilinx® Zynq-7000 EPP, 7 Series, Spartan®-6 and Virtex®-6
  • Conformant to the ARM® AMBA® AXI4 bus
  • FPGA resource-effective 3D acceleration
  • Fully embedded into Xilinx® XPS and the EDK
  • Linux compatible; support for other OSes planned for year 2012

See the logi3D running on the Xilinx ZC702 Evaluation Board - VIDEO.

Description

The logi3D IP core is specifically designed for the new Xilinx Zynq-7000 Extensible Processing Platform (EPP) family. SoC designers can add attractive 3D graphics, including advanced Graphical User Interfaces (GUI), to their Xilinx Zynq-7000 EPP SoC design by combining the logi3D with their application specific IP cores in a plug-and-play manner. The IP core is designed to support the OpenGL ES 1.1. API. Linux is the currently supported operating system, with support for other OSes planned for year 2012. Due to its AMBA AXI4 interface compliance the logi3D IP core can also be implemented on Xilinx 7 Series and other Xilinx FPGA families as a Graphics Processing Unit (GPU) in various ASSP plus FPGA combinations.

The license fees offered through Xylon's Low-Volume IP Program (LVIP) start at €6,900 (< $9,900). Please contact Xylon Sales to find more about our flexible licensing options.

To learn more about the logi3D graphics accelerator please CLICK HERE!

* Product is based on a published Khronos specification, and is expected to pass the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

embedded Vision Systems
Product development was co-financed by the Business Innovation Center of Croatia - BICRO, Ltd..

Copyright © 2012 Xylon d.o.o.