logicBRICKS Design Flow

Designing with logicBRICKS IP cores is extremely simple. Designers familiar with AMD Vivado™ and ISE® Design Suites can start designing with it within minutes, since the logicBRICKS can be used in an exact way as the AMD IP cores.

For instructions how to import logicBRICKS IP cores into the AMD Vivado™ Design Suite CLICK HERE!

IP users get Xylon's IP cores in a format compliant to the AMD Platform Studio:

logicBRICKS IP structure

IP folder Structure
logicBRICKS SW Driver Structure

SW driver folder structure

logicBRICKS in the AMD Platform Studio IP Catalogue
IP Catalogue

Click Picture To Enlarge!

The logicBRICKS IP cores must be stored into the AMD Platform Studio tool's default or user setup Project Peripheral Repository.

The AMD tool - find the Xylon logicBRICKS IPs and display them in the IP catalogue.

The figure on the left shows a number of logicBRICKS IP cores set up in the AMD Platform Studio IP catalogue, and ready for implementation in the AMD FPGA design.

Interfacing logicBRICKS IPs to the AMD SoC Design

logicBRICKS Interconnection

Click Picture To Enlarge!

AMD Platform Studio users can simply drag and drop the logicBRICKS IP cores from the IP catalogue into the System Assembly View.

The figure shows an illustrative AMD FPGA design utilizing several Xylon IP cores. logicBRICKS IPs can be connected to the rest of the System-On-a-Chip design by just several mouse clicks.

The figure shows logicBRICKS IPs connected to the on-chip CoreConnectTM PLB bus and the AMD MicroBlazeTM soft-CPU.

Setting Up the logicBRICKS IP Parameters

GUI IP Parametrization

Click Picture To Enlarge!

The logicBRICKS IPs can be simply configured through the AMD Platform Studio tool's GUI.

A double-mouse click on the IP in the System Assembly View window opens the IP GUI that allows for parameters changes.
The figure provides a detail of the scrollable parameters list of the logiCVC-ML Compact Multilayer Video Controller. The provided detail illustrates how IP users can easily change i.e., the number of graphics layers supported by the controller, or the pixel color depth.

The GUI also enables an easy access to the IP documentation.  

All logicBRICKS IP cores can be parameterized (configured) in the same way. It allows users to setup an exact IP features set prior to a design synthesis. The selected setup directly affects the consumption of the available AMD FPGA silicon resources. Removal of unneeded IP features assures a smaller IP implementation and savings on silicon resources.

Upon the definition of internal FPGA architecture and interfaces, the FPGA should be implemented as it is being described by related AMD documentation.
Copyright © 2024 Xylon d.o.o.