IP Cores - logiJPGE-LS

Lossless MJPEG Encoder

Key Features

  • Supports AMD Zynq 7000 SoC, Zynq™ UltraScale+™ MPSoC and Series 7 FPGAs
  • Lossless on-the-fly video encoder to Motion JPEG (MJPEG) video stream
  • Compliant with the Annex H of the ISO/IEC 10918-1 JPEG Standard
  • Lossless process based on the Huffman coding algorithm
  • Video input/output resolutions up to 4096x16384
  • The IP Core supports video input frames with one color component and precision up to 12 bits
  • IP deliverables include software driver, documentation and technical support
  • Xylon also offers the logiJPGD-LS Lossless MJPEG Decoder IP Core
  • Reference design for the AMD ZC102 Evaluation Kit available on request
  • Deliverables prepared for AMD Vivado™ Design Suite 2021.1


The logJPGE-LS Motion JPEG (MJPEG) Lossless Encoder is a Xylon's logicBRICKS IP Core for still image and video compression applications on AMD MPSoC, SoC and FPGA devices. It includes all logic blocks necessary for quick implementations of ARM AMBA AXI4 streaming-based FPGA/SoC architectures and enables on-the-fly JPEG compression of input video with resolutions up to 4096x16384 (including full HD video at 60FPS - 1080@60).

At the center of the logiJPGE-LS IP core is an encoder block, that works with the color component precision up to 12 bits and utilize standard JPEG headers on the output stream. The logiJPGE-LS IP Core supports compression of video input frames with one color component, the so-called color plane. A full multi-color video decompression requies division of JPEG encoded multi-color videos (i.e. Bayer, YUV, RGB) in separated JPEG LS frames per color component – color planes. One logiJPGE-LS IP core can sequentially compress all color planes to generate multi-color JPEG LS output. Alternatively, multiple logiJPGE-LS IP cores instantiated in a parallel can compress all input color planes at once.

In typical IP applications, a input video stream is encoded (compressed) MJPEG and transferred to the IP core's output. The compressed video can be further processed by the next block in the video pipeline, or with an additional AMD IP such as AXI Video DMA, directly stored to off-chip memory. The logiJPGE-LS IP Core works smoothly with Xylon's logjJPGD-LS Lossless MJPEG Decoder IP Core, as well as other lossless  MPJEG Decoders compatible with the Annex H of the ISO/IEC 10918-1 JPEG Standard. Xylon also offers a pair of lossy MJPEG compression (logiJPGE) and decompression (logiJPGD) IP cores which give the user the ability to tune the level of compression used.

Please submit your request for evaluation at info@logicbricks.com.
NameLicensePrice (EUR)  
logiJPGE-LS 1 year license
Copyright © 2024 Xylon d.o.o.