|
Audio I2S Transmitter/Receiver
Key Features
- Try Before Buy - No cost and no obligation!
- Supports Xilinx® Zynq®-7000 AP SoC and all FPGAs
- Supports up to 8 individual I2S instances with the following features:
- Configurable as receiver or transmitter
- Configurable as clock master or slave
- Configurable as word select master or slave
- Justification modes: normal, left and right
- Config. TX/RX FIFO depth (512-4096 samples)
- Supports word length up to 16 bits
- ARM® AMBA® AXI4-Lite bus compliant
- Fully embedded into Xilinx® Vivado® IPI and XPS
- Available Linux ALSA driver
Description
The logiI2S is Xylon logicBRICKS IP core compatible with the I2S electrical serial bus interface standard used for connecting digital audio devices. This IP core enables an easy interconnection of external audio devices to the Xilinx Zynq-7000 All Programmable SoC and FPGAs that can generate or transform the digital audio data. The logiI2S IP core is fully embedded into Xilinx Vivado IP Integrator (IPI) and ISE Platform Studio (XPS), and can be easily customized and tuned for optimal slice consumption and features set. This IP core allows for an easy audio integration into Xilinx FPGA based embedded systems. Xylon provides a free reference design (logiREF-ZHMI-FMC), which includes this IP core, for the Xilinx Zynq-7000 ZC702 Evaluation Board + FMC-HMI board. This design exercises audio subsystem on Xilinx ZC702 development board and demonstrates the logiI2S functionality. Xylon maintains and distributes the open-source Linux ALSA software driver for the logiI2S IP core.
Pricing
| logiI2S |
1 year license
|
650.00
|
|
|
| logiI2S |
2 years license
|
1,170.00
|
|
|
| logiI2S |
3 years license
|
1,560.00
|
|
|
Related Products
| logiI2S-10K | 10K bitstreams |
|
|
|
| logiI2S-20K | 20K bitstreams |
|
|
|
| logiI2S-50K | 50K bitstreams |
|
|
|
| logiI2S-100K | 100K bitstreams |
|
|
|
| logiI2S-UNL | Additional unlimited bitstreams |
|
|
|
Additional Products
| logiHELP | 10 hours package | 900.00 |
|
|
|